

**FEATURES**

**Low on resistance 2.5  $\Omega$  maximum**  
**<0.6  $\Omega$  on resistance flatness**  
**Dual  $\pm 2.7$  V to  $\pm 5.5$  V or single +2.7 V to +5.5 V supplies**  
**Rail-to-Rail input signal range**  
**Tiny 6-lead SOT-23 and 8-lead MSOP packages**  
**Low power consumption**  
**TTL-/CMOS-compatible inputs**

**APPLICATIONS**


**Automatic test equipment**  
**Power routing**  
**Communication systems**  
**Data acquisition systems**  
**Sample-and-hold systems**  
**Avionics**  
**Relay replacement**  
**Battery-powered systems**

**GENERAL DESCRIPTION**

The ADG601/ADG602 are monolithic CMOS SPST (single pole, single throw) switches with on resistance typically less than 2.5  $\Omega$ . The low on resistance flatness makes the ADG601/ADG602 ideally suited to many applications, particularly those requiring low distortion. These switches are ideal for replacements for mechanical relays because they are more reliable, have lower power requirements, and are available in much smaller package sizes.

The ADG601 is a normally open (NO) switch, while the ADG602 is normally closed (NC). Each switch conducts equally well in both directions when ON, with the input signal range extending to the supply rails.

The switches are available in tiny 6-lead SOT-23 and 8-lead MSOP packages.

**FUNCTIONAL BLOCK DIAGRAM**


SWITCHES SHOWN FOR A LOGIC 0 INPUT

Figure 1.

02818-001

Table 1. Truth Table

ADG601 In	ADG602 In	Switch Condition
0	1	OFF
1	0	ON

**PRODUCT HIGHLIGHTS**

1. Low On Resistance (2  $\Omega$  typical).
2. Dual  $\pm 2.7$  V to  $\pm 5.5$  V or Single +2.7 V to +5.5 V Supplies.
3. Tiny 6-Lead SOT-23 and 8-Lead MSOP Packages.
4. Rail-to-Rail Input Signal Range.

**Rev. B**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....	1	Absolute Maximum Ratings .....	5
Applications.....	1	ESD Caution.....	5
Functional Block Diagram .....	1	Pin Configurations and Function Descriptions .....	6
General Description .....	1	Typical Performance Characteristics .....	7
Product Highlights .....	1	Test Circuits.....	9
Revision History .....	2	Terminology .....	10
Specifications.....	3	Outline Dimensions .....	11
Dual Supply .....	3	Ordering Guide .....	11
Single Supply .....	4		

## REVISION HISTORY

### 3/06—Rev. A to Rev. B

Updated Format .....	Universal
Changes to 6-Lead SOT-23 (RJ-6) Pin Configuration .....	6
Added Pin Function Descriptions Table .....	6
Changes to Figure 19.....	9
Updated Outline Dimensions .....	11
Changes to Ordering Guide .....	11

### 6/03—Rev. 0 to Rev. A

Changes to Specifications.....	2
Changes to Ordering Guide .....	4
Updated Outline Dimensions .....	8

# SPECIFICATIONS

## DUAL SUPPLY

$V_{DD} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = -5\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ , unless otherwise noted.<sup>1</sup>

**Table 2.**

Parameter	B Version		Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C		
<b>ANALOG SWITCH</b>				
Analog Signal Range	$V_{SS}$ to $V_{DD}$		V	$V_{DD} = +4.5\text{ V}$ , $V_{SS} = -4.5\text{ V}$
On Resistance ( $R_{ON}$ )	2		$\Omega$ typ	$V_S = \pm 4.5\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 14
	2.5	5.5	$\Omega$ max	
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.35	0.4	$\Omega$ typ	$V_S = \pm 3.3\text{ V}$ , $I_S = -10\text{ mA}$
	0.5	0.6	$\Omega$ max	
<b>LEAKAGE CURRENTS</b>				
Source Off Leakage $I_S$ (Off)	$\pm 0.01$		nA typ	$V_{DD} = +5.5\text{ V}$ , $V_{SS} = -5.5\text{ V}$
	$\pm 0.25$	$\pm 1$	nA max	$V_S = +4.5\text{ V}/-4.5\text{ V}$ , $V_D = -4.5\text{ V}/+4.5\text{ V}$ ; see Figure 15
Drain Off Leakage $I_D$ (Off)	$\pm 0.01$		nA typ	$V_S = +4.5\text{ V}/-4.5\text{ V}$ , $V_D = -4.5\text{ V}/+4.5\text{ V}$ ; see Figure 15
	$\pm 0.25$	$\pm 1$	nA max	
Channel On Leakage $I_D$ , $I_S$ (On)	$\pm 0.01$		nA typ	$V_S = V_D = +4.5\text{ V}$ or $-4.5\text{ V}$ ; see Figure 16
	$\pm 0.25$	$\pm 1$	nA max	
<b>DIGITAL INPUTS</b>				
Input High Voltage, $V_{INH}$		2.4	V min	
Input Low Voltage, $V_{INL}$		0.8	V max	
Input Current				
$I_{INL}$ or $I_{INH}$	0.005		$\mu\text{A}$ typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	2		pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>2</sup></b>				
$t_{ON}$	80		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	120	155	ns max	$V_S = 3.3\text{ V}$ ; see Figure 17
$t_{OFF}$	45		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	75	90	ns max	$V_S = 3.3\text{ V}$ ; see Figure 17
Charge Injection	250		pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 18
Off Isolation	-60		dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 19
Bandwidth -3 dB	180		MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; see Figure 20
$C_S$ (OFF)	50		pF typ	$f = 1\text{ MHz}$
$C_D$ (OFF)	50		pF typ	$f = 1\text{ MHz}$
$C_D$ , $C_S$ (ON)	145		pF typ	$f = 1\text{ MHz}$
<b>POWER REQUIREMENTS</b>				
$I_{DD}$	0.001		$\mu\text{A}$ typ	$V_{DD} = +5.5\text{ V}$ , $V_{SS} = -5.5\text{ V}$
		1.0	$\mu\text{A}$ max	Digital inputs = 0 V or 5.5 V
$I_{SS}$	0.001		$\mu\text{A}$ typ	Digital inputs = 0 V or 5.5 V
		1.0	$\mu\text{A}$ max	

<sup>1</sup> Temperature range is as follows: B Version: -40°C to +85°C.

<sup>2</sup> Guaranteed by design, not subject to production test.

# ADG601/ADG602

## SINGLE SUPPLY

$V_{DD} = 5\text{ V} \pm 10\%$ ,  $V_{SS} = 0\text{ V}$ ,  $GND = 0\text{ V}$ , unless otherwise noted.<sup>1</sup>

Table 3.

Parameter	B Version		Unit	Test Conditions/Comments
	+25°C	-40°C to +85°C		
<b>ANALOG SWITCH</b>				
Analogue Signal Range	0 V to $V_{DD}$		V	$V_{DD} = 4.5\text{ V}$
On Resistance ( $R_{ON}$ )	3.5		$\Omega$ typ	$V_S = 0\text{ V to }4.5\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 14
	5	8	$\Omega$ max	
On Resistance Flatness ( $R_{FLAT(ON)}$ )	0.2	0.2	$\Omega$ typ	$V_S = 1.5\text{ V to }3.3\text{ V}$ , $I_S = -10\text{ mA}$
		0.35	$\Omega$ max	
<b>LEAKAGE CURRENTS</b>				
Source Off Leakage $I_S$ (Off)	$\pm 0.01$		nA typ	$V_{DD} = 5.5\text{ V}$ $V_S = 4.5\text{ V}/1\text{ V}$ , $V_D = 1\text{ V}/4.5\text{ V}$ ; see Figure 15
	$\pm 0.25$	$\pm 1$	nA max	
Drain Off Leakage $I_D$ (Off)	$\pm 0.01$		nA typ	$V_S = 4.5\text{ V}/1\text{ V}$ , $V_D = 1\text{ V}/4.5\text{ V}$ ; see Figure 15
	$\pm 0.25$	$\pm 1$	nA max	
Channel On Leakage $I_D, I_S$ (On)	$\pm 0.01$		nA typ	$V_S = V_D = 4.5\text{ V or }1\text{ V}$ ; see Figure 16
	$\pm 0.25$	$\pm 1$	nA max	
<b>DIGITAL INPUTS</b>				
Input High Voltage, $V_{INH}$	2.4		V min	
Input Low Voltage, $V_{INL}$	0.8		V max	
Input Current				
$I_{INL}$ or $I_{INH}$	0.005		$\mu\text{A typ}$	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.1$	$\mu\text{A max}$	
Digital Input Capacitance, $C_{IN}$	2		pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>2</sup></b>				
$t_{ON}$	110		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	220	280	ns max	$V_S = 3.3\text{ V}$ ; see Figure 17
$t_{OFF}$	50		ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	80	110	ns max	$V_S = 3.3\text{ V}$ ; see Figure 17
Charge Injection	20		pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 18
Off Isolation	-60		dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 19
Bandwidth -3 dB	180		MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; see Figure 20
$C_S$ (OFF)	50		pF typ	$f = 1\text{ MHz}$
$C_D$ (OFF)	50		pF typ	$f = 1\text{ MHz}$
$C_D, C_S$ (ON)	145		pF typ	$f = 1\text{ MHz}$
<b>POWER REQUIREMENTS</b>				
$I_{DD}$	0.001		$\mu\text{A typ}$	$V_{DD} = 5.5\text{ V}$ Digital inputs = 0 V or 5.5 V
		1.0	$\mu\text{A max}$	

<sup>1</sup> Temperature range is as follows: B Version: -40°C to +85°C.

<sup>2</sup> Guaranteed by design, not subject to production test.

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

**Table 4.**

Parameter	Rating
$V_{DD}$ to $V_{SS}$	13 V
$V_{DD}$ to GND	-0.3 V to +6.5 V
$V_{SS}$ to GND	+0.3 V to -6.5 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$
Digital Inputs <sup>1</sup>	-0.3 V to $V_{DD} + 0.3\text{ V}$ or 30 mA, or whichever occurs first
Continuous Current, S or D	100 mA
Peak Current, S or D (Pulsed at 1 ms, 10% Duty Cycle Max)	200 mA
Operating Temperature Range Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Junction Temperature	150°C
Thermal Resistance	
MSOP Package	
$\theta_{JA}$	206 °C/W
$\theta_{JC}$	44 °C/W
SOT-23 Package	
$\theta_{JA}$	229.6 °C/W
$\theta_{JC}$	91.99 °C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature	220°C

<sup>1</sup> Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

### ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



# ADG601/ADG602

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 6-Lead SOT-23 (RT-6)




Figure 3. 8-Lead MSOP (RM-8)

Table 5. Pin Function Descriptions

Pin No.		Mnemonic	Description
6-Lead SOT-23	8-Lead MSOP		
1	4	V <sub>DD</sub>	Most Positive Power Supply Potential.
2	8	S	Source Terminal. May be an input or output.
3	5	V <sub>SS</sub>	Most Negative Power Supply Potential.
4	7	GND	Ground (0 V) Reference.
5	1	D	Drain Terminal. May be an input or output.
6	6	IN	Logic Control Input.
–	2, 3	NC	No Connect.

# TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance vs.  $V_D$  ( $V_S$ ) (Dual Supply)




Figure 7. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures (Single Supply)




Figure 5. On Resistance vs.  $V_D$  ( $V_S$ ) (Single Supply)




Figure 8. Leakage Currents vs. Temperature (Single Supply)




Figure 6. On Resistance vs.  $V_D$  ( $V_S$ ) for Different Temperatures (Dual Supply)




Figure 9. Leakage Currents vs. Temperature (Dual Supply)




Figure 10. Charge Injection vs. Source Voltage




Figure 12. Off Isolation vs. Frequency




Figure 11.  $t_{ON}/t_{OFF}$  Times vs. Temperature




Figure 13. On Response vs. Frequency



# TEST CIRCUITS




Figure 14. On Resistance





Figure 15. Off Leakage



NC = NO CONNECT  
Figure 16. On Leakage




Figure 17. Switching Times





Figure 18. Charge Injection





Figure 19. Off Isolation




Figure 20. Bandwidth

## TERMINOLOGY

**V<sub>DD</sub>**

Most positive power supply potential.

**V<sub>SS</sub>**

Most negative power supply potential.

**I<sub>DD</sub>**

Positive supply current.

**I<sub>SS</sub>**

Negative supply current.

**GND**

Ground (0 V) reference.

**S**

Source terminal. May be an input or an output.

**D**

Drain terminal. May be an input or an output.

**IN**

Logic control input.

**V<sub>D</sub> (V<sub>S</sub>)**

Analog voltage on Terminal D and Terminal S.

**R<sub>ON</sub>**

Ohmic resistance between Terminal D and Terminal S.

**R<sub>FLAT (ON)</sub>**

Flatness is defined as the difference between the maximum and minimum values of on resistance as measured over the specified analog signal range.

**I<sub>S</sub> (OFF)**

Source leakage current with the switch off.

**I<sub>D</sub> (OFF)**

Drain leakage current with the switch off.

**I<sub>D</sub>, I<sub>S</sub> (ON)**

Channel leakage current with the switch on.

**V<sub>INL</sub>**

Maximum input voltage for Logic 0.

**V<sub>INH</sub>**

Minimum input voltage for Logic 1.

**I<sub>INL</sub> (I<sub>INH</sub>)**

Input current of the digital input.

**C<sub>S</sub> (OFF)**

Off switch source capacitance. Measured with reference to ground.

**C<sub>D</sub> (OFF)**

Off switch drain capacitance. Measured with reference to ground.

**C<sub>D</sub>, C<sub>S</sub> (ON)**

On switch capacitance. Measured with reference to ground.

**C<sub>IN</sub>**

Digital input capacitance.

**t<sub>ON</sub>**

Delay between applying the digital control input and the output switching on.

**t<sub>OFF</sub>**

Delay between applying the digital control input and the output switching off.

### Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

### Off Isolation

A measure of unwanted signal coupling through an off switch.


### On Response

Frequency response of the on switch.

### Insertion Loss

Loss due to the on resistance of the switch.


## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 21. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178-AB

Figure 22. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6)

Dimensions shown in millimeters

## ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding <sup>1</sup>
ADG601BRT-REEL	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB
ADG601BRT-REEL7	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB
ADG601BRTZ-REEL <sup>2</sup>	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB <sup>#</sup>
ADG601BRTZ-REEL7 <sup>2</sup>	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB <sup>#</sup>
ADG601BRM	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRMZ <sup>2</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG601BRMZ-REEL <sup>2</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG601BRMZ-REEL7 <sup>2</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG602BRT-REEL	-40°C to +85°C	6-Lead SOT-23	RJ-6	SUB
ADG602BRT-REEL7	-40°C to +85°C	6-Lead SOT-23	RJ-6	SUB
ADG602BRTZ-REEL <sup>2</sup>	-40°C to +85°C	6-Lead SOT-23	RJ-6	S18
ADG602BRTZ-REEL7 <sup>2</sup>	-40°C to +85°C	6-Lead SOT-23	RJ-6	S18
ADG602BRM	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRMZ <sup>2</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	S18
ADG602BRMZ-REEL7 <sup>2</sup>	-40°C to +85°C	8-Lead MSOP	RM-8	S18

<sup>1</sup> Branding on SOT-23 and MSOP packages is limited to three characters due to space constraints.

<sup>2</sup> Z = Pb-free part, # denotes lead-free, may be top or bottom marked.

**NOTES**