

2Ω CMOS, ±5 V/+5 V, SPST Switches

ADG601/ADG602

FEATURES

Low on resistance 2.5 Ω maximum < 0.6 Ω on resistance flatness Dual ± 2.7 V to ± 5.5 V or single +2.7 V to +5.5 V supplies Rail-to-Rail input signal range Tiny 6-lead SOT-23 and 8-lead MSOP packages Low power consumption TTL-/CMOS-compatible inputs

APPLICATIONS

Automatic test equipment Power routing Communication systems Data acquisition systems Sample-and-hold systems **Avionics** Relay replacement **Battery-powered systems**

GENERAL DESCRIPTION

The ADG601/ADG602 are monolithic CMOS SPST (single pole, single throw) switches with on resistance typically less than 2.5 Ω . The low on resistance flatness makes the ADG601/ADG602 ideally suited to many applications, particularly those requiring low distortion. These switches are ideal for replacements for mechanical relays because they are more reliable, have lower power requirements, and are available in much smaller package sizes.

The ADG601 is a normally open (NO) switch, while the ADG602 is normally closed (NC). Each switch conducts equally well in both directions when ON, with the input signal range extending to the supply rails.

The switches are available in tiny 6-lead SOT-23 and 8-lead MSOP packages.

FUNCTIONAL BLOCK DIAGRAM




Table 1. Truth Table

ADG601 In	ADG602 In	Switch Condition
0	1	OFF
1	0	ON

PRODUCT HIGHLIGHTS

- Low On Resistance (2 Ω typical).
- Dual ± 2.7 V to ± 5.5 V or Single +2.7 V to +5.5 V Supplies.
- Tiny 6-Lead SOT-23 and 8-Lead MSOP Packages.
- Rail-to-Rail Input Signal Range.

©2006 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Features	Absolute Maximum Ratings	5
Applications	ESD Caution	5
Functional Block Diagram	Pin Configurations and Function Descriptions	6
General Description	Typical Performance Characteristics	7
Product Highlights	Test Circuits	9
Revision History	Terminology	10
Specifications	Outline Dimensions	11
Dual Supply3	Ordering Guide	11
Single Supply 4		
DEVICION LUCTORY		
REVISION HISTORY		
3/06—Rev. A to Rev. B	6/03—Rev. 0 to Rev. A	
Updated Format	Changes to Specifications	
Changes to 6-Lead SOT-23 (RJ-6) Pin Configuration	Changes to Ordering Guide	
Added Pin Function Descriptions Table	Updated Outline Dimensions	8
Changes to Figure 19		
Updated Outline Dimensions		
Changes to Ordering Guide		

SPECIFICATIONS

DUAL SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = –5 V \pm 10%, GND = 0 V, unless otherwise noted. 1

Table 2.

	B Version				
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		V_{SS} to V_{DD}	V		
				$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$	
On Resistance (RoN)	2		Ωtyp	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$; see Figure 14	
	2.5	5.5	Ω max		
On Resistance Flatness (RFLAT (ON))	0.35	0.4	Ωtyp	$V_S = \pm 3.3 \text{ V, } I_S = -10 \text{ mA}$	
	0.5	0.6	Ω max		
LEAKAGE CURRENTS				$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
Source Off Leakage Is (Off)	±0.01		nA typ	$V_S = +4.5 \text{ V/} -4.5 \text{ V}, V_D = -4.5 \text{ V/} +4.5 \text{ V}$; see Figure 15	
5	±0.25	±1	nA max		
Drain Off Leakage I _D (Off)	±0.01		nA typ	$V_S = +4.5 \text{ V/} -4.5 \text{ V}, V_D = -4.5 \text{ V/} +4.5 \text{ V}$; see Figure 15	
3	±0.25	±1	nA max		
Channel On Leakage ID, Is (On)	±0.01		nA typ	$V_S = V_D = +4.5 \text{ V or } -4.5 \text{ V}$; see Figure 16	
3	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
Ini or linh	0.005		μA typ	V _{IN} = V _{INI} or V _{INH}	
		±0.1	μA max		
Digital Input Capacitance, C _{IN}	2		pF typ		
DYNAMIC CHARACTERISTICS ²			1 /1		
ton	80		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	120	155	ns max	$V_S = 3.3 \text{ V}$; see Figure 17	
toff	45		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	75	90	ns max	$V_S = 3.3 \text{ V}$; see Figure 17	
Charge Injection	250		pC typ	$V_S = 0 \text{ V, } R_S = 0 \Omega, C_L = 1 \text{ nF; see Figure 18}$	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 19	
Bandwidth –3 dB	180		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 20	
C _s (OFF)	50		pF typ	f = 1 MHz	
C _D (OFF)	50		pF typ	f = 1 MHz	
C _D , C _S (ON)	145		pF typ	f = 1 MHz	
POWER REQUIREMENTS			- /-	$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$	
IDD	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max	3	
Iss	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max		

 $^{^1}$ Temperature range is as follows: B Version: -40°C to $+85^\circ\text{C}.$ 2 Guaranteed by design, not subject to production test.

SINGLE SUPPLY

 V_{DD} = 5 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted. ¹

Table 3.

		B Version			
Parameter	+25°C	-40°C to +85°C	Unit	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0 V to V_{DD}$	V		
				$V_{DD} = 4.5 \text{ V}$	
On Resistance (RoN)	3.5		Ω typ	$V_S = 0 \text{ V to } 4.5 \text{ V, } I_S = -10 \text{ mA; see Figure } 14$	
	5	8	Ω max		
On Resistance Flatness (R _{FLAT (ON)})	0.2	0.2	Ω typ	$V_S = 1.5 \text{ V to } 3.3 \text{ V, } I_S = -10 \text{ mA}$	
		0.35	Ω max		
LEAKAGE CURRENTS				$V_{DD} = 5.5 \text{ V}$	
Source Off Leakage Is (Off)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}$; see Figure 15	
	±0.25	±1	nA max		
Drain Off Leakage I _D (Off)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}; \text{ see Figure 15}$	
	±0.25	±1	nA max		
Channel On Leakage ID, Is (On)	±0.01		nA typ	$V_S = V_D = 4.5 \text{ V or } 1 \text{ V; see Figure } 16$	
	±0.25	±1	nA max		
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current					
I _{INL} or I _{INH}	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		±0.1	μA max		
Digital Input Capacitance, C _{IN}	2		pF typ		
DYNAMIC CHARACTERISTICS ²					
ton	110		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	220	280	ns max	$V_S = 3.3 \text{ V}$; see Figure 17	
toff	50		ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
	80	110	ns max	$V_S = 3.3 \text{ V}$; see Figure 17	
Charge Injection	20		pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 18}$	
Off Isolation	-60		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 19	
Bandwidth –3 dB	180		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 20	
C _s (OFF)	50		pF typ	f = 1 MHz	
C _D (OFF)	50		pF typ	f = 1 MHz	
C_D , C_S (ON)	145		pF typ	f = 1 MHz	
POWER REQUIREMENTS				V _{DD} = 5.5 V	
l _{DD}	0.001		μA typ	Digital inputs = 0 V or 5.5 V	
		1.0	μA max		

 $^{^1}$ Temperature range is as follows: B Version: -40°C to $+85^\circ\text{C}.$ 2 Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 4.

Parameter	Rating
V _{DD} to V _{SS}	13 V
V _{DD} to GND	−0.3 V to +6.5 V
V_{SS} to GND	+0.3 V to -6.5 V
Analog Inputs ¹	$V_{SS} - 0.3 \text{ V to } V_{DD} + 0.3 \text{ V}$
Digital Inputs ¹	-0.3 V to V _{DD} + 0.3 V or 30 mA, or whichever occurs first
Continuous Current, S or D	100 mA
Peak Current, S or D	
(Pulsed at 1 ms, 10% Duty Cycle Max)	200 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Thermal Resistance	
MSOP Package	
$ heta_{ extsf{JA}}$	206 °C/W
θις	44 °C/W
SOT-23 Package	
$ heta_{JA}$	229.6 °C/W
θ_{JC}	91.99 °C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature	220°C

 $^{^{\}rm 1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 2. 6-Lead SOT-23 (RT-6)



Figure 3. 8-Lead MSOP (RM-8)

Table 5. Pin Function Descriptions

Pin	No.		
6-Lead SOT-23	8-Lead MSOP	Mnemonic	Description
1	4	V_{DD}	Most Positive Power Supply Potential.
2	8	S	Source Terminal. May be an input or output.
3	5	V _{SS}	Most Negative Power Supply Potential.
4	7	GND	Ground (0 V) Reference.
5	1	D	Drain Terminal. May be an input or output.
6	6	IN	Logic Control Input.
_	2, 3	NC	No Connect.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. On Resistance vs. V_D (V_S) (Dual Supply)




Figure 5. On Resistance vs. V_D (V_S) (Single Supply)




Figure 6. On Resistance vs. V_D (V_S) for Different Temperatures (Dual Supply)




Figure 7. On Resistance vs. V_D (V_S) for Different Temperatures (Single Supply)




Figure 8. Leakage Currents vs. Temperature (Single Supply)




Figure 9. Leakage Currents vs. Temperature (Dual Supply)




Figure 10. Charge Injection vs. Source Voltage




Figure 11. toN/toFF Times vs. Temperature




Figure 12. Off Isolation vs. Frequency






Figure 13. On Response vs. Frequency

TEST CIRCUITS









Figure 14. On Resistance







Figure 17. Switching Times






Figure 18. Charge Injection




Figure 19. Off Isolation




Figure 20. Bandwidth

02619-019

TERMINOLOGY

 \mathbf{V}_{DD}

Most positive power supply potential.

 \mathbf{v}_{ss}

Most negitive power supply potential.

 I_{DD}

Positive supply current.

lss

Negative supply current.

GND

Ground (0 V) reference.

S

Source terminal. May be an input or an output.

D

Drain terminal. May be an input or an output.

IN

Logic control input.

 $V_D(V_S)$

Analog voltage on Terminal D and Terminal S.

Ron

Ohmic resistance between Terminal D and Terminal S.

 $R_{FLAT\,(ON)}$

Flatness is defined as the difference between the maximum and minimum values of on resistance as measured over the specified analog signal range.

Is (OFF)

Source leakage current with the switch off.

I_D (OFF)

Drain leakage current with the switch off.

 I_D , I_S (ON)

Channel leakage current with the switch on.

 \mathbf{V}_{INL}

Maximum input voltage for Logic 0.

 V_{INH}

Minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$

Input current of the digital input.

Cs (OFF)

Off switch source capacitance. Measured with reference to ground.

C_D (OFF)

Off switch drain capacitance. Measured with reference to ground.

 C_D , C_S (ON)

On switch capacitance. Measured with reference to ground.

 C_{IN}

Digital input capacitance.

ton

Delay between applying the digital control input and the output switching on.

tofi

Delay between applying the digital control input and the output switching off.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.


On Response

Frequency response of the on switch.

Insertion Loss


Loss due to the on resistance of the switch.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 21. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-178-AB

Figure 22. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding ¹
ADG601BRT-REEL	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB
ADG601BRT-REEL7	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB
ADG601BRTZ-REEL ²	-40°C to +85°C	6-Lead SOT-23	RJ-6	STB#
ADG601BRTZ-REEL7 ²	−40°C to +85°C	6-Lead SOT-23	RJ-6	STB#
ADG601BRM	−40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	STB
ADG601BRMZ ²	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG601BRMZ-REEL ²	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG601BRMZ-REEL7 ²	-40°C to +85°C	8-Lead MSOP	RM-8	S1G
ADG602BRT-REEL	−40°C to +85°C	6-Lead SOT-23	RJ-6	SUB
ADG602BRT-REEL7	-40°C to +85°C	6-Lead SOT-23	RJ-6	SUB
ADG602BRTZ-REEL ²	−40°C to +85°C	6-Lead SOT-23	RJ-6	S18
ADG602BRTZ-REEL7 ²	−40°C to +85°C	6-Lead SOT-23	RJ-6	S18
ADG602BRM	−40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRM-REEL	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRM-REEL7	-40°C to +85°C	8-Lead MSOP	RM-8	SUB
ADG602BRMZ ²	-40°C to +85°C	8-Lead MSOP	RM-8	S18
ADG602BRMZ-REEL7 ²	-40°C to +85°C	8-Lead MSOP	RM-8	S18

 $^{^{\}rm 1}$ Branding on SOT-23 and MSOP packages is limited to three characters due to space constraints.

 $^{^{2}}$ Z = Pb-free part, # denotes lead-free, may be top or bottom marked.

۸D	\mathbf{C}	N1	/AD	001	11
Aυ	ьb	U I	/AU	G6 0	JZ

NOTES

