

Dual 4-Bit Static Shift Register

The HT4015A dual 4-bit static shift register is constructed with MOS P-Channel and N-Channel enhancement mode devices in a single monolithic structure. It consists of two identical, independent 4-state serial-input/parallel-output registers. Each register has independent Clock and Reset inputs with a single serial Data input. The register states are type D master-slave flip-flops. Data is shifted from one stage to the next during the positive-going clock transition. Each register can be cleared when a high level is applied on the Reset line. These complementary MOS shift registers find primary use in buffer storage and serial-to-parallel conversion where low power dissipation and/or noise immunity is desired.

Features

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Logic Edge-Clocked Flip-Flop Design
- Logic State is Retained Indefinitely with Clock Level either High or Low; Information is Transferred to the Output only on the Positive-going Edge of the Clock Pulse
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- This Device is Pb-Free and is RoHS Compliant


MAXIMUM RATINGS (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient) per Pin	±10	mA
P _D	Power Dissipation, per Package (Note 1)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. Temperature Derating: "D/DW" Package: -7.0 mW/_C From 65_C To 125_C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.






PIN ASSIGNMENT



BLOCK DIAGRAM



V_{DD} = PIN 16

V_{SS} = PIN 8

TRUTH TABLE

C	D	R	Q ₀	Q _n
/	0	0	0	Q _{n-1}
/	1	0	1	Q _{n-1}
\	X	0	No Change	No Change
X	X	1	0	0

X = Don't Care

Q_n = Q₀, Q₁, Q₂, or Q₃, as applicable.

Q_{n-1} = Output of prior stage.

ORDERING INFORMATION

Device	Package	Shipping [†]
HT4015ADG	SOIC-16 (Pb-Free)	48 Units / Rail
HT4015ADR2G	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel
NLV14015BDR2G*	SOIC-16 (Pb-Free)	2500 Units / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	-55_C		25_C		125_C		Unit
			Min	Max	Min	Typ (Note 2)	Max	Min	
Output Voltage V _{in} = V _{DD} or 0	V _{OL}	5.0	–	0.05	–	0	0.05	–	0.05
	V _{OL}	10	–	0.05	–	0	0.05	–	0.05
	V _{OL}	15	–	0.05	–	0	0.05	–	0.05
	V _{OH}	5.0	4.95	–	4.95	5.0	–	4.95	–
	V _{OH}	10	9.95	–	9.95	10	–	9.95	–
	V _{OH}	15	14.95	–	14.95	15	–	14.95	–
Input Voltage (V _O = 4.5 or .05 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc)	V _{IL}	5.0	–	1.5	–	2.25	1.5	–	1.5
	V _{IL}	10	–	3.0	–	4.50	3.0	–	3.0
	V _{IL}	15	–	4.0	–	6.75	4.0	–	4.0
	V _{IH}	5.0	3.5	–	3.5	2.75	–	3.5	–
	V _{IH}	10	7.0	–	7.0	5.50	–	7.0	–
	V _{IH}	15	11	–	11	8.25	–	11	–
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc)	I _{OH}	5.0	-3.0	–	-2.4	-4.2	–	-1.7	–
	I _{OH}	5.0	-0.64	–	-0.51	-0.88	–	-0.36	–
	I _{OH}	10	-1.6	–	-1.3	-2.25	–	-0.9	–
	I _{OH}	15	-4.2	–	-3.4	-8.8	–	-2.4	–
	I _{OL}	5.0	0.64	–	0.51	0.88	–	0.36	–
	I _{OL}	10	1.6	–	1.3	2.25	–	0.9	–
Input Current	I _{in}	15	–	±0.1	–	±0.00001	±0.1	–	±1.0
	C _{in}	–	–	–	–	5.0	7.5	–	–
	C _{in}	–	–	–	–	–	–	–	pF
	I _{DD}	5.0	–	5.0	–	0.005	5.0	–	150
	I _{DD}	10	–	10	–	0.010	10	–	300
	I _{DD}	15	–	20	–	0.015	20	–	600
Total Supply Current (Notes 3 & 4) (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (1.2 mA/kHz)f + I _{DD} I _T = (2.4 mA/kHz)f + I _{DD} I _T = (3.6 mA/kHz)f + I _{DD}						mAdc
		10							
		15							

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

3. The formulas given are for the typical characteristics only at 25_C.

4. To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I_T is in mA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.002.

SWITCHING CHARACTERISTICS (Note 5) ($C_L = 50 \text{ pF}$, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD}	Min	Typ (Note 6)	Max	Unit
Output Rise and Fall Time	$t_{TLH}^{'}$ $t_{THL}^{'}$	5.0 10 15	- - -	100 50 40	200 100 80	ns
$t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$						
$t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$						
$t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$						
Propagation Delay Time	$t_{PLH}^{'}$ $t_{PHL}^{'}$	5.0 10 15	- - -	310 125 90	750 250 170	ns
Clock, Data to Q						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 225 \text{ ns}$						
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 92 \text{ ns}$						
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 65 \text{ ns}$						
Reset to Q						
$t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 375 \text{ ns}$		5.0	-	460	750	
$t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 147 \text{ ns}$		10	-	180	250	
$t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 95 \text{ ns}$		15	-	120	170	
Clock Pulse Width	t_{WH}	5.0 10 15	400 175 135	185 85 55	- - -	ns
Clock Pulse Frequency	t_{cl}	5.0 10 15	- - -	2.0 6.0 7.5	1.5 3.0 3.75	MHz
Clock Pulse Rise and Fall Times	$t_{TLH}^{'}, t_{THL}^{'}$	5.0 10 15	- - -	- - -	15 5 4	ms
Reset Pulse Width	t_{WH}	5.0 10 15	400 160 120	200 80 60	- - -	ns
Setup Time	t_{su}	5.0 10 15	350 100 75	100 50 40	- - -	ns

5. The formulas given are for typical characteristics only at 25°C .

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Power Dissipation Test Circuit and Waveform





Figure 2. Switching Test Circuit and Waveforms







Figure 3. Setup and Hold Time Test Circuit and Waveforms




SINGLE BIT




DATA INPUT BUFFER



RESET INPUT BUFFER




CLOCK INPUT BUFFER






LOGIC DIAGRAMS

SINGLE BIT



COMPLETE DEVICE






Package Dimensions

DIP16-P-300-2.54A


Unit: mm





SSOP16-P-225-0.65B


Unit: mm



Weight: 0.07 g (Typ.)

P-SOP16-0410-1.27-002

Unit: mm



Weight: 0.15 g (Typ.)