RENESAS

TP65H050G4YS

650V SuperGaN® FET in TO-247 (source tab)

Description

The TP65H050G4YS 650V, 50 m Ω gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.


The Gen IV SuperGaN[®] platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature

- <u>Recommended External Circuitry for GaN FETs</u>
- Printed Circuit Board Layout and Probing

Ordering Information

Part Number	Package	Package Configuration
TP65H050G4YS	4 Lead TO-247	Source



Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
- Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications		
V _{DSS} (V)	650	
V _{DSS(TR)} (V)	800	
$R_{DS(on)eff}(m\Omega)$ max*	60	
Q _{RR} (nC) typ	120	
Q _G (nC) typ	16	

* Dynamic on-resistance; see Figures 18 and 19

Symbol	Parameter	Limit Value	Unit			
V _{DSS}	Drain to source voltage (T _J = -55°C	Drain to source voltage ($T_J = -55$ °C to 150 °C)				
V _{DSS(TR)}	Transient drain to source voltage a	drain to source voltage ^a		Transient drain to source voltage ^a		V
V _{GSS}	Gate to source voltage		±20			
PD	Maximum power dissipation @Tc=2	5°C	132	W		
	Continuous drain current @Tc=25°C b		Continuous drain current @Tc=25°C b		35	А
ID	Continuous drain current @Tc=100°C b		22	А		
I _{DM}	Pulsed drain current (pulse width: 1	d drain current (pulse width: 10µs)		А		
Tc	Operating temperature	Case	-55 to +150	°C		
٦J	 Operating temperature 	Junction	-55 to +150	°C		
Ts	Storage temperature		-55 to +150	°C		
T _{SOLD}	Soldering peak temperature °		260	°C		
-	Mounting Torque		70	N cm		

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration ${<}30\mu\text{s},$ non repetitive


b. For increased stability at high current operation, see Circuit Implementation on page 3

c. For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter	Typical	Unit	
Rojc	Junction-to-case	0.95	°C/W	
Roja	Junction-to-ambient	40	°C/W	

Circuit Implementation



Simplified Half-bridge Schematic (See also on Figure 15)

For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Parameter	Symbol	Value
Gate Resistor ^(d)	R _G	47 Ω
Operating frequency	F _{sw}	50~100 kHz
Gate Ferrite Bead ^(d)	FB	180 – 270 Ω at 100MHz $^{(d)}$
Gate-to-source Resistor	R1/R2	10 kΩ
DC Link RC Noise Filter ^(d)	RC _{DCL}	10nF+ 5Ω]
Switching Node RC Snubber	RCsN	Not Necessary ^(e)
Gate Driver	Driver	Si823x/Si827x or similar

Note:

d. For every design and layout, a range of ferrite beads (FB), R_G and DC link RC filter should be evaluated to help suppress any high frequency ringing and optimize performance

- e. RC_{SN} (47pF + 5 $\Omega)$ is needed if
- R_G is smaller than recommendations
- Layout is not optimized
- Requires high current operation

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Forward [Device Characteristics		1		1	
VDSS(BL)	Drain-source voltage	650	_	_	V	V _{GS} =OV
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =0.7mA
ΔV _{GS(th)} /TJ	Gate threshold voltage temperature coefficient	_	-6.2	_	mV/°C	
D	Drain-source on-resistance a	_	50	60	- mΩ	V _{GS} =10V, I _D =22A
$R_{\text{DS(on)eff}}$		_	105	_		V _{GS} =10V, I _D =22A, T _J =150°C
		_	4	40		V _{DS} =650V, V _{GS} =0V
IDSS	Drain-to-source leakage current	_	15	_	μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C
Igss	Gate-to-source forward leakage	_	-	100	nA	V _{GS} =20V
IGSS	current	_	-	-100		V _{GS} =-20V
Ciss	Input capacitance	_	1000	_	pF	V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz
Coss	Output capacitance	_	110	_		
CRSS	Reverse transfer capacitance	_	2.7	_		
$C_{O(er)}$	Output capacitance, energy related b	_	164	_		V_{GS} =0V, V_{DS} =0V to 400V
C _{O(tr)}	Output capacitance, time related ^c	_	280	_	pF	
Q_{G}	Total gate charge	_	16	24		V_{DS} =400V, V_{GS} =0V to 10V, I_D =22A
Q _{GS}	Gate-source charge	_	6	_	nC	
Q _{GD}	Gate-drain charge	_	5	_		
Qoss	Output charge	_	112	_	nC	V _{GS} =0V, V _{DS} =0V to 400V
t _{D(on)}	Turn-on delay	_	40	_		
t _R	Rise time	_	5	_		$V_{DS}=400V, V_{GS}=0V \text{ to } 10V,$ $I_{D}=22A, Rg(on)=47\Omega,$ $Rg(off)=39\Omega, Z_{FB}=120\Omega \text{ at}$ $100MHz \text{ (See Figure 14)}$
t _{D(off)}	Turn-off delay	_	40	_	ns	
tr	Fall time		8	_		
E _{off}	Turn off Energy	_	72.7	_		V _{DS} =400V, V _{GS} =0V to 12V,
Eon	Turn on Energy	_	53.8	_	R _g =47Ω, I _D =22A, Z _{FB} =180 μJ at 100MHz	

Electrical Parameters (T_=25°C unless otherwise stated)

Notes:

a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as $V_{\mbox{\tiny DS}}$ rises from 0V to 400V

c. Equivalent capacitance to give same charging time as $V_{\mbox{\tiny DS}}$ rises from 0V to 400V

Electrical Parameters (T=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse D	evice Characteristics		1	8	4		
Is	Reverse current	_	-	22	A	V _{GS} =0V, Tc=100°C, ≤25% duty cycle	
	Reverse voltage a - 2.2 2.6 V - 1.6 1.9 V	-	2.2	2.6	N	V _{GS} =0V, I _S =22A	
Vsd		V	V _{GS} =0V, I _S =11A				
t _{RR}	Reverse recovery time	_	50	_	ns	- Is=22A, V _{DD} =400V	
Qrr	Reverse recovery charge	_	0	_	nC		
(di/dt) _{RM}	Reverse diode di/dt b	_	-	2500	A/µs	Circuit implementation and parameters on page 3	

Notes:

a. Includes dynamic $R_{\text{DS(OT)}}$ effect

b. Reverse conduction di/dt will not exceed this max value with recommended $R_{\mbox{\tiny G}}$

Typical Characteristics (Tc=25 °C unless otherwise stated)






Figure 1. Typical Output Characteristics TJ=25 ° C Parameter: V_{GS}










Figure 4. Normalized On-resistance I_D =22A, V_{GS} =10V

Typical Characteristics (Tc=25 °C unless otherwise stated)





Figure 7. Typical Qoss

Figure 8. Typical Gate Charge

I_{DS}=22A, V_{DS}=400V

Typical Characteristics (Tc=25 °C unless otherwise stated)



10⁰

10-1

10-2

10⁻³

 $Z_{th} \left[^{\circ} C/W\right]$

Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width ≤ 10µs, $V_{GS} \ge 10V$

 $\mathsf{D} = 50\%$

 $\mathsf{D}\,{=}\,20\%$


 $\mathsf{D}\,{=}\,10\%$

Single Pulse

10-2

10-4

10-5







Figure 12. Transient Thermal Resistance

10-3

Time [s]

10⁰

10-1






Figure 13. Safe Operating Area Tc=25°C

Figure 14. Inductive Switching Loss Tc=25 $^\circ\text{C}$ Rg=47Ω, V_Ds=400V

Test Circuits and Waveforms




Figure 13. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Diode Characteristics Test Circuit




Figure 17. Dynamic RDS(on)eff Test Circuit







Figure 14. Switching Time Waveform









 $R_{DS(ON) Eff} = V_{DS(ON)} / I_D$



Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Renesas GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short,	Twist the pins of TO-220 or TO-247 to accommodate GDS
both in the drive and power loop	board layout
Minimize lead length of TO-220 and TO-247 package	Use long traces in drive circuit, long lead length of the
when mounting to the PCB	devices
Use shortest sense loop for probing; attach the probe	Use differential mode probe or probe ground clip with long
and its ground connection directly to the test points	wire
See Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at <u>Renesasusa.com/design</u>:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical

4 Lead TO-247 Package

