# **B-Suffix Series CMOS Gates** MC14001B, MC14011B, MC14023B, MC14025B, MC14071B, MC14073B, MC14081B, MC14082B

The B Series logic gates are constructed with P and N channel enhancement mode devices in a single monolithic structure (Complementary MOS). Their primary use is where low power dissipation and/or high noise immunity is desired.

# Features

- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- All Outputs Buffered
- Capable of Driving Two Low–power TTL Loads or One Low–power Schottky TTL Load Over the Rated Temperature Range.
- Double Diode Protection on All Inputs Except: Triple Diode Protection on MC14011B and MC14081B
- Pin-for-Pin Replacements for Corresponding CD4000 Series B Suffix Devices
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
PD	Power Dissipation, per Package (Note 1)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8–Second Soldering)	260	°C
V <sub>ESD</sub>	ESD Withstand Voltage Human Body Model Machine Model Charged Device Model	> 3000 > 300 N/A	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Temperature Derating: "D/DW" Packages: -7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}).$  Unused outputs must be left open.



# **ON Semiconductor®**

http://onsemi.com




D SUFFIX CASE 751A



\_\_\_\_\_

#### MARKING DIAGRAMS



А	= Assembly Location
WL, L	= Wafer Lot
ΥΥ, Υ	= Year
WW, W	= Work Week
G or ∎	= Pb-Free Package

(Note: Microdot may be in either location)


#### **DEVICE INFORMATION**

Device	Description
MC14001B	Quad 2–Input NOR Gate
MC14011B	Quad 2–Input NAND Gate
MC14023B	Triple 3–Input NAND Gate
MC14025B	Triple 3–Input NOR Gate
MC14071B	Quad 2–Input OR Gate
MC14073B	Triple 3–Input AND Gate
MC14081B	Quad 2–Input AND Gate
MC14082B	Dual 4–Input AND Gate

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.

# LOGIC DIAGRAMS



Quad 2	MC140 2–Input	-	Gate	Quad 2	MC14 –Inpu		D Gate			14023B out NAN	D Gate	Triple		14025B put NOF	R Gate
in 1 <sub>a</sub> D	1•	14 🛛	V <sub>DD</sub>	IN 1 <sub>A</sub> [	1•	14	] V <sub>DD</sub>	in 1 <sub>a</sub> [	1•	14	] v <sub>dd</sub>	in 1 <sub>a</sub> C	1•	14	] V <sub>DD</sub>
IN 2 <sub>A</sub> [	2	13 🛛	IN 2 <sub>D</sub>	IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>	IN 2 <sub>A</sub> [	2	13	] IN 3 <sub>C</sub>	IN 2 <sub>A</sub> [	2	13	] IN 3 <sub>C</sub>
	3	12 ]	IN 1 <sub>D</sub>	OUT <sub>A</sub> [	3	12	] IN 1 <sub>D</sub>	IN 1 <sub>B</sub> [	3	12	] IN 2 <sub>C</sub>	IN 1 <sub>B</sub> [	3	12	] IN 2 <sub>C</sub>
out <sub>b</sub> [	4	11	OUT <sub>D</sub>	out <sub>b</sub> [	4	11	] OUT <sub>D</sub>	IN 2 <sub>B</sub> [	4	11	] IN 1 <sub>C</sub>	IN 2 <sub>B</sub> [	4	11	] IN 1 <sub>C</sub>
IN 1 <sub>B</sub> [	5	10	OUT <sub>C</sub>	IN 1 <sub>B</sub> [	5	10	] OUT <sub>C</sub>	in 3 <sub>b</sub> [	5	10	] OUT <sub>C</sub>	in 3 <sub>b</sub> [	5	10	] OUT <sub>C</sub>
IN 2 <sub>B</sub>	6	9 🛛	IN 2 <sub>C</sub>	IN 2 <sub>B</sub> [	6	9	] IN 2 <sub>C</sub>	OUT <sub>B</sub> [	6	9	] OUT <sub>A</sub>	OUT <sub>B</sub> [	6	9	] OUT <sub>A</sub>
v <sub>ss</sub> [	7	8 🛛	IN 1 <sub>C</sub>	v <sub>ss</sub> E	7	8	] IN 1 <sub>C</sub>	v <sub>ss</sub> [	7	8	] IN 3 <sub>A</sub>	v <sub>ss</sub> [	7	8	] IN 3 <sub>A</sub>

Quad		4071B out OR	Gate	Trij
in 1 <sub>a</sub> [	1•	14	D V <sub>DD</sub>	IN
IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>	IN :
OUT <sub>A</sub> [	3	12	] IN 1 <sub>D</sub>	IN
out <sub>b</sub> [	4	11	] OUT <sub>D</sub>	IN :
IN 1 <sub>b</sub> [	5	10	] оит <sub>с</sub>	IN :
IN 2 <sub>B</sub> [	6	9	] IN 2 <sub>C</sub>	OU
v <sub>ss</sub> D	7	8	] IN 1 <sub>C</sub>	V

MC14073B Triple 3–Input AND Gate							
TTPIE	3-mp		JGale				
in 1 <sub>a</sub> C	1●	14	I V <sub>DD</sub>				
IN 2 <sub>A</sub> [	2	13	] IN 3 <sub>C</sub>				
IN 1 <sub>B</sub> [	3	12	] IN 2 <sub>C</sub>				
IN 2 <sub>B</sub> [	4	11	] IN 1 <sub>C</sub>				
IN 3 <sub>b</sub> [	5	10	] оит <sub>с</sub>				
out <sub>b</sub> [	6	9	] OUT <sub>A</sub>				
v <sub>ss</sub> [	7	8	] IN 3 <sub>A</sub>				

Quad	MC1408 2–Input		) Gate
	2-111put		1
in 1 <sub>a</sub> C	1•	14	D V <sub>DD</sub>
IN 2 <sub>A</sub> [	2	13	] IN 2 <sub>D</sub>
OUT <sub>A</sub> [	3	12	] IN 1 <sub>D</sub>
out <sub>b</sub> [	4	11	]out <sub>d</sub>
IN 1 <sub>b</sub> [	5	10	]out <sub>c</sub>
IN 2 <sub>B</sub> [	6	9	] IN 2 <sub>C</sub>

8 | IN 1<sub>C</sub>

v <sub>ss</sub> [	7	8	] IN 3 <sub>A</sub>
Dual 4		4082B out AND	Gate
out <sub>a</sub> [	1•	14	] v <sub>dd</sub>
IN 1 <sub>A</sub> [	2	13	] OUT <sub>B</sub>
IN 2 <sub>A</sub> [	3	12	] IN 4 <sub>B</sub>
IN 3 <sub>A</sub> [	4	11	] IN 3 <sub>B</sub>
IN 4 <sub>A</sub> [	5	10	] IN 2 <sub>B</sub>
NC [	6	9	] IN 1 <sub>B</sub>
v <sub>ss</sub> [	7	8	] ис

NC = NO CONNECTION

V<sub>SS</sub> [] 7

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to V <sub>SS</sub> )
----------------------------	---

				– 55°C			25°C			125°C	
Characteristic		Symbol	V <sub>DD</sub> Vdc	Min	Max	Min	Typ (Note 2)	Max	Min	Max	Unit
Output Voltage $V_{in} = V_{DD} \text{ or } 0$	"0" Level	V <sub>OL</sub>	5.0 10 15	- - -	0.05 0.05 0.05	- - -	0 0 0	0.05 0.05 0.05	- - -	0.05 0.05 0.05	Vdc
$V_{in} = 0 \text{ or } V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95	- - -	4.95 9.95 14.95	5.0 10 15	- -	4.95 9.95 14.95	_ _ _	Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V <sub>IL</sub>	5.0 10 15	- - -	1.5 3.0 4.0	_ _ _	2.25 4.50 6.75	1.5 3.0 4.0	_ _ _	1.5 3.0 4.0	Vdc
$\begin{array}{l} (V_{O} = 0.5 \text{ or } 4.5 \text{ Vdc}) \\ (V_{O} = 1.0 \text{ or } 9.0 \text{ Vdc}) \\ (V_{O} = 1.5 \text{ or } 13.5 \text{ Vdc}) \end{array}$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11	- - -	3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	Source	I <sub>OH</sub>	5.0 5.0 10 15	-3.0 -0.64 -1.6 -4.2	- - -	-2.4 -0.51 -1.3 -3.4	-4.2 -0.88 -2.25 -8.8		-1.7 -0.36 -0.9 -2.4		mAdc
$(V_{OL} = 0.4 \text{ Vdc})$ $(V_{OL} = 0.5 \text{ Vdc})$ $(V_{OL} = 1.5 \text{ Vdc})$	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2	- - -	0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4	- - -	mAdo
Input Current		l <sub>in</sub>	15	-	±0.1	-	±0.00001	±0.1	-	±1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	-	_	-	-	5.0	7.5	-	-	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15	- - -	0.25 0.5 1.0	- - -	0.0005 0.0010 0.0015	0.25 0.5 1.0	- - -	7.5 15 30	μAdc
Total Supply Current (Note (Dynamic plus Quiesce Per Gate, C <sub>L</sub> = 50 pF)		Ι <sub>Τ</sub>	5.0 10 15			$I_{T} = (0.$	3 μΑ/kHz) f 6 μΑ/kHz) f 9 μΑ/kHz) f	- I <sub>DD</sub> /N			μAdc

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.
 The formulas given are for the typical characteristics only at 25°C.

4. To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where: I<sub>T</sub> is in µA (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001 x the number of exercised gates per package.


# **B-SERIES GATE SWITCHING TIMES**

# SWITCHING CHARACTERISTICS (Note 5) (C<sub>L</sub> = 50 pF, T<sub>A</sub> = $25^{\circ}$ C)

Characteristic	Symbol	V <sub>DD</sub> Vdc	Min	Typ (Note 6)	Мах	Unit
Output Rise Time, All B–Series Gates	t <sub>TLH</sub>					ns
t <sub>TLH</sub> = (1.35 ns/pF) C <sub>L</sub> + 33 ns		5.0	_	100	200	
t <sub>TLH</sub> = (0.60 ns/pF) C <sub>L</sub> + 20 ns		10	_	50	100	
$t_{TLH} = (0.40 \text{ ns/PF}) \text{ C}_{L} + 20 \text{ ns}$		15	-	40	80	
Output Fall Time, All B–Series Gates	t <sub>THL</sub>					ns
t <sub>THL</sub> = (1.35 ns/pF) C <sub>L</sub> + 33 ns		5.0	_	100	200	
t <sub>THL</sub> = (0.60 ns/pF) C <sub>L</sub> + 20 ns		10	_	50	100	
$t_{THL} = (0.40 \text{ ns/pF}) \text{ C}_{L} + 20 \text{ ns}$		15	-	40	80	
Propagation Delay Time	t <sub>PLH</sub> , t <sub>PHL</sub>					ns
MC14001B, MC14011B only						
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 80 ns		5.0	-	125	250	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.36 ns/pF) C <sub>L</sub> + 32 ns		10	-	50	100	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.26 ns/pF) C <sub>L</sub> + 27 ns		15	-	40	80	
All Other 2, 3, and 4 Input Gates						
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 115 ns		5.0	-	160	300	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.36 ns/pF) C <sub>L</sub> + 47 ns		10	-	65	130	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.26 ns/pF) C <sub>L</sub> + 37 ns		15	-	50	100	
8-Input Gates (MC14068B, MC14078B)						
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.90 ns/pF) C <sub>L</sub> + 155 ns		5.0	-	200	350	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.36 ns/pF) C <sub>L</sub> + 62 ns		10	-	80	150	
t <sub>PLH</sub> , t <sub>PHL</sub> = (0.26 ns/pF) C <sub>L</sub> + 47 ns		15	-	60	110	

5. The formulas given are for the typical characteristics only at 25°C.

6. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



\*All unused inputs of AND, NAND gates must be connected to  $V_{DD}$ . All unused inputs of OR, NOR gates must be connected to  $V_{SS}$ .






Figure 1. Switching Time Test Circuit and Waveforms


# CIRCUIT SCHEMATIC NOR, OR GATES




# CIRCUIT SCHEMATIC NAND, AND GATES



MC14011B, MC14081B One of Four Gates Shown



# **TYPICAL B-SERIES GATE CHARACTERISTICS**



These typical curves are not guarantees, but are design aids. Caution: The maximum rating for output current is 10 mA per pin.

# TYPICAL B-SERIES GATE CHARACTERISTICS (cont'd)








Figure 8. V<sub>DD</sub> = 5.0 Vdc







#### DC NOISE MARGIN

The DC noise margin is defined as the input voltage range from an ideal "1" or "0" input level which does not produce output state change(s). The typical and guaranteed limit values of the input values  $V_{IL}$  and  $V_{IH}$  for the output(s) to be at a fixed voltage  $V_O$  are given in the Electrical Characteristics table.  $V_{IL}$  and  $V_{IH}$  are presented graphically in Figure 11.

Guaranteed minimum noise margins for both the "1" and "0" levels =

1.0 V with a 5.0 V supply 2.0 V with a 10.0 V supply 2.5 V with a 15.0 V supply




Figure 11. DC Noise Immunity

# **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>			
MC14001BDG	SOIC-14	EE Links / Dail			
NLV14001BDG*	(Pb-Free)	55 Units / Rail			
MC14001BDR2G	SOIC-14				
NLV14001BDR2G*	(Pb-Free)				
MC14001BDTR2G	TSSOP-14	2500 Units / Tape & Reel			
NLV14001BDTR2G*	(Pb-Free)				
MC14001BFELG	SOEIAJ-14 (Pb-Free)	2000 Units / Tape & Reel			
	(FD-FIEE)				
MC14011BDG	SOIC-14				
NLV14011BDG*	(Pb–Free)	55 Units / Rail			
MC14011BDR2G	SOIC-14				
NLV14011BDR2G*	(Pb–Free)				
MC14011BDTR2G	TSSOP-14	2500 Units / Tape & Reel			
NLV14011BDTR2G*	(Pb–Free)				
MC14011BFG	SOEIAJ-14	50 Units / Rail			
MC14011BFELG	(Pb-Free)	2000 Units / Tape & Reel			
MC14023BDG	SOIC-14 (Pb-Free)	55 Units / Rail			
MC14023BDR2G	SOIC-14	2500 Unite / Tana & Daal			
NLV14023BDR2G*	(Pb-Free)	2500 Units / Tape & Reel			
MC14023BFELG	SOEIAJ-14 (Pb-Free)	2000 Units / Tape & Reel			
MC14025BDG	2010.44				
NLV14025BDG*	SOIC-14 (Pb-Free)	55 Units / Rail			
MC14025BDR2G	SOIC-14				
NLV14025BDR2G*	(Pb–Free)	2500 Units / Tape & Reel			
	·				
MC14071BDG	SOIC-14	55 Units / Rail			
NLV14071BDG*	(Pb-Free)				
MC14071BDR2G	SOIC-14	2500 Units / Tape & Reel			
NLV14071BDR2G*	(Pb-Free)				
MC14071BDTG		96 Units per Rail			
MC14071BDTR2G	TSSOP-14 (Pb-Free)	2500 Units / Tape & Reel			
NLV14071BDTR2G*					
NC14072DDC	SOIC-14				
MC14073BDG	SOIC-14 (Pb-Free)	55 Units / Rail			
MC14073BDR2G	SOIC-14 (Pb-Free)	2500 Units / Tape & Reel			

#### **ORDERING INFORMATION** (continued)

Device	Package	Shipping <sup>†</sup>	
MC14081BDG	SOIC-14		
NLV14081BDG*	(Pb-Free)	55 Units / Rail	
MC14081BDR2G	SOIC-14		
NLV14081BDR2G*	(Pb-Free)	2500 Units / Tape & Reel	
MC14081BDTR2G	TSSOP-14		
NLV14081BDTR2G*	(Pb-Free)		

MC14082BDG		55 Units / Rail	
NLV14082BDG*	SOIC–14 (Pb–Free)	55 Units / Rail	
MC14082BDR2G	· · · /	2500 Units / Tape & Reel	

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

\*NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC–Q100 Qualified and PPAP Capable.

# onsemi



\*For additional information on our Pb–Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# **STYLES ON PAGE 2**

 
 DOCUMENT NUMBER:
 98ASB42565B
 Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

 DESCRIPTION:
 SOIC-14 NB
 PAGE 1 OF 2

 onsemi and ONSEMi. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi axis me any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

#### SOIC-14 CASE 751A-03 ISSUE L

#### DATE 03 FEB 2016

STYLE 1: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. NO CONNECTION 7. ANODE/CATHODE 9. ANODE/CATHODE 10. NO CONNECTION 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 2: CANCELLED	STYLE 3: PIN 1. NO CONNECTION 2. ANODE 3. ANODE 4. NO CONNECTION 5. ANODE 6. NO CONNECTION 7. ANODE 8. ANODE 9. ANODE 10. NO CONNECTION 11. ANODE 12. ANODE 13. NO CONNECTION 14. COMMON CATHODE	STYLE 4: PIN 1. NO CONNECTION 2. CATHODE 3. CATHODE 4. NO CONNECTION 5. CATHODE 6. NO CONNECTION 7. CATHODE 8. CATHODE 10. NO CONNECTION 11. CATHODE 12. CATHODE 13. NO CONNECTION 14. COMMON ANODE
STYLE 5: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. NO CONNECTION 7. COMMON ANODE 8. COMMON CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. ANODE/CATHODE 12. ANODE/CATHODE 13. NO CONNECTION 14. COMMON ANODE	STYLE 6: PIN 1. CATHODE 2. CATHODE 3. CATHODE 4. CATHODE 5. CATHODE 6. CATHODE 7. CATHODE 8. ANODE 9. ANODE 10. ANODE 11. ANODE 12. ANODE 13. ANODE 14. ANODE	STYLE 7: PIN 1. ANODE/CATHODE 2. COMMON ANODE 3. COMMON CATHODE 4. ANODE/CATHODE 5. ANODE/CATHODE 6. ANODE/CATHODE 7. ANODE/CATHODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. COMMON CATHODE 12. COMMON CATHODE 13. ANODE/CATHODE 14. ANODE/CATHODE	STYLE 8: PIN 1. COMMON CATHODE 2. ANODE/CATHODE 3. ANODE/CATHODE 4. NO CONNECTION 5. ANODE/CATHODE 6. ANODE/CATHODE 7. COMMON ANODE 9. ANODE/CATHODE 10. ANODE/CATHODE 11. NO CONNECTION 12. ANODE/CATHODE 13. ANODE/CATHODE 14. COMMON CATHODE

DESCRIPTION: SOIC-14 NB PAGE 2 OF	DOCUMENT NUMBER:	98ASB42565B Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
	DESCRIPTION:	SOIC-14 NB		PAGE 2 OF 2

onsemi and ONSEMI: are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales