

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

14-Bit, Input-Buffered, 160-MSPS, Analog-to-Digital Converter with JESD204A Output Interface

Check for Samples: [ADS61JB46](http://www.ti.com/product/ads61jb46#samples)

-
	-
	- **– Maximum Data Rate: 3.125 Gbps**
	- **DESCRIPTION – Meets JEDEC JESD204A Specification**
	-
-
	-
	-
-
-
-
-
- -
	-
- **• Programmable Digital Gain: 0 dB to 6 dB**
- **• Output: Straight Offset Binary or Twos Complement**
- **• Package: 6-mm × 6-mm QFN-40**

¹FEATURES APPLICATIONS

- **²• Output Interface: • Wireless Base-Station Infrastructures**
- **– Single-Lane and Dual-Lane Interfaces • Test and Measurement Instrumentation**

The ADS61JB46 is a high-performance, low-power, - CML Outputs with Current Programmable
from 2 mA to 32 mA
Power Dissipation:
Power Dissipation:
 $\frac{1}{100}$
Power Dissipation:
 $\frac{1}{100}$
Power Dissipation:
 $\frac{1}{100}$
Power Dissipation:
 $\frac{1}{100}$
 $\frac{1}{100}$
 $\frac{1}{10$ **6-mm × 6-mm QFN package, with both single-lane – 583 mW at 160 MSPS in Dual-Lane Mode** and dual-lane output modes, the device offers an unprecedented level of compactness. The output **– Power Scales Down with Clock Rate** interface is compatible to the JESD204A standard, **• Input Interface: Buffered Analog Inputs** with an additional mode (as per the IEEE standard **• SNR at 185-MHz IF: –72.7 dBFS** 802.3-2002 part 3, clause 36.2.4.12) to interface **Analog Input Dynamic Range: 2** V_{PP}
 • *COPP PPP* **transceivers. Equally impressive is the inclusion of an

• PPPP** on-chip analog input buffer providing isolation of an
 • PPPPP on-chip analog input buffer **• Reference Support:** on-chip analog input buffer, providing isolation between the sample-and-hold switches and higher and more consistent input impedance. **• Supply:**

– Analog and Digital: 1.8 V The device is specified over the industrial temperature range (–40°C to +85°C). **– Input Buffer: 3.3 V**

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS(1)

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) When AVDD is turned off, TI recommends switching off the input clock (or ensuring the voltage on CLKP, CLKM is less than |0.3 V|). This setting prevents the electrostatic discharge (ESD) protection diodes at the clock input pins from turning on.

THERMAL INFORMATION

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

RECOMMENDED OPERATING CONDITIONS

(1) Typical VCM reduces to 1.85 V after HIGH_SFDR_MODE (register address 02h) is written.

Table 1. HIGH_SFDR_MODE Summary

ELECTRICAL CHARACTERISTICS

Typical values are at +25°C, minimum and maximum values are across the full temperature range of T_{MIN} = –40°C to T_{MAX} = +85°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, clock frequency = 160 MSPS, 10x mode, 50% clock duty cycle, –1-dBFS differential analog input, internal reference mode, and CML buffer current setting = 16 mA, unless otherwise noted.

(1) HIGH_SFDR_MODE is enabled.

(2) $f_S = 156.25$ MSPS, 20x mode.

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

DIGITAL CHARACTERISTICS

The dc specifications refer to the condition where the digital outputs do not switch, but are permanently at a valid logic level '0' or '1'.

WAKE-UP TIMING CHARACTERISTICS

PARAMETRIC MEASUREMENT INFORMATION

JESD204A OUTPUT INTERFACE

The 14-bit analog-to-digital converter (ADC) output is padded with four zeros on the LSB side to form a 16-bit output. Two 8B10B codes are formed; one from the eight MSBs and the other from the six LSBs and the two padded zeros, as shown in [Figure](#page-5-0) 1.

Figure 1. ADC Output Mapping to Two 8B10B Codes

The two octets can be either transmitted on the same lane (single-lane interface, [Figure](#page-5-1) 2) or on two lanes (duallane interface, [Figure](#page-5-2) 3). By default, the device operates in single-lane interface.

Figure 3. Dual-Lane Interface Timing Diagram

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

(1) These clock cycles comprise the ADC latency. At higher sampling frequencies, $t_{PDI} > 1$ clock cycle and overall latency = ADC latency + 1.

N-21 N-20 N-19 N-18 N-17 N-1 N N+1 N+2

Figure 4. Dual-Lane Mode Timing Diagram

The receiver issues a synchronization request through the SYNC~P, SYNC~M pins whenever the frame boundary of the output data stream must be synchronized to. [Figure](#page-7-0) 5 shows how the transmission switches from normal data (D) to code group synchronization symbols K28.5 symbols during and after a synchronization request.

Figure 5. SYNC~ Active Timing Diagram

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

Figure 6. SYNC~ De-Active Timing Diagram

4-LEVEL CONTROL

The DFS_EXTREF and MODE pins function as 4-level control pins in the device, as described in [Table](#page-9-0) 4 and [Table](#page-23-0) 5. A simple scheme to generate a 4-level voltage is shown in [Figure](#page-9-1) 7.

Figure 7. Simple Scheme to Configure 4-Level Control Pins

Table 4. DFS_EXTREF Pin (Pin 3)

Key:

PIN CONFIGURATION

NOTE: The thermal pad is connected to DRGND.

Texas
Instruments

PIN FUNCTIONS

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

Reference | Control Interface INP INM VCM ADC_OUTP[0] ADC_OUTM[0] OVR CML **Outputs** CLOCKGEN 14-Bit ADC **CONTROL** Digital PLL 10X, 20X Buffer ADC_OUTP[1] ADC_OUTM[1] Signal Level Detect DETECT[3:0] CMOS **Outputs** RESET
SEN_FALIGN_DLE
SEN_FALIGN_DLE
SDATA_TESTI
SDOUT_TESTI SCLK_SERF0_SCR SEN_FALIGN_IDLE SDATA_TEST0 SDOUT_TEST1 DFS_EXTREF PDN PDN_ANA AVDD_3 V AVDD AGND CLKP CLKM DRVDD DRGND SYNC~P SYNC~M IOVDD

FUNCTIONAL BLOCK DIAGRAM

Texas **INSTRUMENTS**

SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013 **www.ti.com**

TYPICAL CHARACTERISTICS

At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, f_s = 153.6 MSPS, sine-wave input clock, 1.5-V_{PP} differential clock amplitude, 50% clock duty cycle, -1-dBFS differential analog input, 16-mA CML current, and 32kpoint FFT, unless otherwise noted. Note that after reset, the device is in 0-dB gain mode.

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

TYPICAL CHARACTERISTICS (continued)

At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, f_s = 153.6 MSPS, sine-wave input clock,

ISTRUMENTS

EXAS

SNR (dBFS)

 $(dH-S)$ **SNK**

65 66 67 68 69 70 71 72 73 74 75 76 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 Digital Gain (dB) 70 MHz 150 MHz 270 MHz 300 MHz 500 MHz i012

16 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SBAS611B&partnum=ADS61JB46) Feedback* Copyright © 2013, Texas Instruments Incorporated

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

TYPICAL CHARACTERISTICS (continued)

At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, f_S = 153.6 MSPS, sine-wave input clock,

NSTRUMENTS

EXAS

TYPICAL CHARACTERISTICS (continued)

At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, f_s = 153.6 MSPS, sine-wave input clock,

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

TYPICAL CHARACTERISTICS (continued)

At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, f_S = 153.6 MSPS, sine-wave input clock,

NSTRUMENTS

Texas

G055 **Figure 34. POWER-SUPPLY REJECTION RATIO SPECTRUM Figure 35. COMMON-MODE REJECTION RATIO SPECTRUM FOR AVDD SUPPLY FOR AVDD SUPPLY**

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

TYPICAL CHARACTERISTICS (continued)

At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, f_s = 153.6 MSPS, sine-wave input clock,

1.5-V_{PP} differential clock amplitude, 50% clock duty cycle, -1-dBFS differential analog input, 16-mA CML current, and 32kpoint FFT, unless otherwise noted. Note that after reset, the device is in 0-dB gain mode.

0.02 0.03 0.04 0.05

Figure 38. IOVDD POWER vs SAMPLING SPEED

M0049-33

SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013 **www.ti.com**

SFDR - dBc

Figure 39. SFDR ACROSS INPUT AND SAMPLING FREQUENCIES

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

M0048-33

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

TYPICAL CHARACTERISTICS: CONTOUR (continued)

At +25°C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, IOVDD = 1.8 V, f_S = 153.6 MSPS, sine-wave input clock,

SNR - dBFS **Figure 41. SNR ACROSS INPUT AND SAMPLING FREQUENCIES**

Figure 42. SNR ACROSS INPUT AND SAMPLING FREQUENCIES (6-dB Gain)

DEVICE CONFIGURATION

PARALLEL INTERFACE MODE

The device operates in parallel interface mode when a suitable voltage is applied on the MODE pin, as described in [Table](#page-23-0) 5. In parallel interface mode, the SEN, SDATA, SCLK, and SDOUT pins functionality differs from the serial interface mode. In this mode, the SEN_FALIGN_IDLE and SCLK_SERF0_SCR pins turn into four level-control pins for the JESD interface (as described in [Table](#page-24-0) 6 and Table 7), whereas the SDATA_TEST0 and SDOUT_TEST1 pins turn into 2-level control pins, as described in [Table](#page-24-1) 8.

Table 5. MODE Pin (Pin 19)

Table 6. SEN_FALIGN_IDLE Pin, in Parallel Interface Mode (Pin 23)

Key:

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

Table 7. SCLK_SERF0_SCR Pin, in Parallel Interface Mode (Pin 25)

Key:

SERF0: Output serialization factor.

- 0 = The device transmits two octets per frame (an entire ADC channel in a single lane) with an output serialization factor of 20 1 = The device transmits one octet per frame (one ADC channel over two lanes) with an output serialization factor of 10
-
- ⁰ ⁼ Scrambling disabled *SCR:* ¹ ⁼ Scrambling enabled (as per JESD204A)

Table 8. SDATA_TEST0 and SDOUT_TEST1 Pins, in Parallel Interface Mode (Pins 24 and 28)

SERIAL INTERFACE

The analog-to-digital converter (ADC) has a set of internal registers that can be accessed by the serial interface formed by the serial interface enable (SEN), serial interface clock (SCLK), and serial interface data (SDATA) pins. Serially shifting bits into the device is enabled when SEN is low. SDATA serial data are latched at every SCLK falling edge when SEN is active (low). The serial data are loaded into the register at every 16th SCLK falling edge when SEN is low. If the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiples of 16-bit words within a single active SEN pulse.

The first eight bits form the register address and the remaining eight bits are the register data. The interface can function with SCLK frequencies from 20 MHz down to very low speeds (of few Hertz) and also with a non-50% SCLK duty cycle.

Register Initialization

After power-up, the internal registers must be initialized to the default values. This initialization can be accomplished in one of two ways:

1. Either through a hardware reset by applying a high-going pulse on RESET pin (of widths greater than 10 ns), as shown in [Figure](#page-25-1) 43,

or

2. By applying a software reset. Using the serial interface, set the S_RESET bit (bit D1 in register 00h) high. This setting initializes the internal registers to the default values and then self-resets the S_RESET bit low. In this case, the RESET pin is kept low.

Figure 43. Serial Interface Timing Diagram

(1) Typical values are at $T_A = +25^{\circ}\text{C}$, minimum and maximum values are across the full temperature range of $T_{MIN} = -40^{\circ}\text{C}$ to $T_{MAX} =$ $+85^{\circ}$ C, AVDD = 1.8 V, AVDD_3V = 3.3 V, DRVDD = 1.8 V, and IOVDD = 1.8 V, unless otherwise noted.

Serial Register Readout

The device includes an option where the contents of the internal registers can be read back. This readback may be useful as a diagnostic check to verify the serial interface communication between the external controller and the ADC.

- 1. First, set the SERIAL_READOUT register bit = 1. This setting also disables any further register writes (except for writes to the SERIAL_READOUT register bit).
- 2. Initiate a serial interface cycle specifying the address of the register (A[7:0]) whose content must be read.
- 3. The device outputs the contents (D[7:0]) of the selected register on the SDOUT_TEST1 pin.
- 4. The external controller latches the contents at the SCLK falling edge.
- 5. To enable register writes, reset the SERIAL_READOUT register bit = 0.

Reset Timing

[Figure](#page-26-0) 44 shows a reset timing diagram.

NOTE: A high-going pulse on the RESET pin is required for initialization through a hardware reset.

Figure 44. Reset Timing Diagram

(1) Typical values are at $T_A = +25^{\circ}$ C and minimum and maximum values are across the full temperature range of $T_{MIN} = -40^{\circ}$ C to $T_{MAX} =$ +85°C, unless otherwise noted.

SERIAL INTERFACE REGISTER MAP

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

REGISTER MODES

A brief summary of different register modes and respective locations in the digital processing flow of the ADS61JB46 is shown in [Figure](#page-29-0) 45 and [Figure](#page-29-1) 46.

Figure 45. Register Modes Before Frame to Octet Conversion Block

Figure 46. Register Modes After Frame to Octet Conversion Block

INITIAL LANE ALIGNMENT SEQUENCE

By default, the initial lane alignment sequence is not transmitted. To enable transmission of the initial lane alignment sequence, for the two settings of F, the mapping of the link configuration fields to octets of the JESD204A specification is shown in [Table](#page-30-0) 11.

Table 11. Link Configuration Fields Mapping to Octets

APPLICATION INFORMATION

THEORY OF OPERATION

The ADS61JB46 is a buffered analog input, ultralow power ADC with maximum sampling rates up to 160 MSPS. The conversion process is initiated by a rising edge of the external input clock and the analog input signal is also sampled. The sampled signal is sequentially converted by a series of small-resolution stages, with the outputs combined in a digital correction logic block. At every clock edge the sample propagates through the pipeline, resulting in a data latency of 20 clock cycles. The output is available as 14-bit data, coded in either straight offset binary or binary twos complement format, with a JESD207A interface in CML logic levels.

ANALOG INPUTS

The analog input pins have analog buffers (running off of the AVDD3V supply) that internally drive the differential sampling circuit. As a result of the analog buffer, the input pins present high input impedance to the external driving source (10-kΩ dc resistance and 3-pF input capacitance). The buffer helps isolate the external driving source from the switching currents of the sampling circuit. This buffering makes driving buffered inputs easier when compared to an ADC without the buffer.

The input common-mode is set internally using a 5-kΩ resistor from each input pin to 1.95 V, so the input signal can be ac-coupled to the pins. Each input pin (INP, INM) must swing symmetrically between (VCM + 0.5 V) and (VCM – 0.5 V), resulting in a 2-V_{PP} differential input swing.

The input sampling circuit has a high 3-dB bandwidth that extends up to 450 MHz (measured from the input pins to the sampled voltage). [Figure](#page-31-0) 47 shows an equivalent circuit for the analog input.

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

DRIVE CIRCUIT REQUIREMENTS

For optimum performance, the analog inputs must be driven differentially. This technique improves the commonmode noise immunity and even-order harmonic rejection. A small resistor (5 Ω) in series with each input pin is recommended to damp out ringing caused by package parasitics.

[Figure](#page-32-1) 48 and Figure 49 show the differential impedance $(Z_{IN} = R_{IN} || C_{IN})$ at the ADC input pins. The presence of the analog input buffer results in an almost constant input capacitance up to 1 GHz.

Note that at frequency (f), the real part of input impedance (input resistance) = R_{IN} , the imaginary part of input impedance = 1 / (2 × π F × C_{IN}), and input capacitance = C_{IN} .

Figure 48. Analog Input Equivalent Impedance Model

Figure 49. R_{IN} and C_{IN} versus Frequency

EXAMPLE DRIVING CIRCUITS

Two example driving circuit configurations are shown in [Figure](#page-33-0) 50 and [Figure](#page-33-1) 51, one optimized for low input frequencies and the other for high input frequencies. The presence of internal analog buffers makes the ADS61JB46 simple to drive by absorbing any ADC kick-back noise. The mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch and good performance is obtained in the input frequency range of interest.

The drive circuit for low input frequencies (< 200 MHz) in [Figure](#page-33-0) 50 uses two back-to-back connected ADT1-1 transformers terminated by 50 Ω near the ADC side. An additional termination resistor pair may be required between the two transformers to improve even-order harmonic performance, as shown in drive circuit for high input frequencies (> 200 MHz) in [Figure](#page-33-1) 51. The center point of this termination is connected to ground to improve the balance between the P (positive) and M (negative) sides. The example circuit in [Figure](#page-33-1) 51 uses two back-to-back connected ADTL2-18 transformers with a 200- Ω termination between them and a secondary 100 Ω at the second transformer to obtain an effective 50 Ω (for a 50-Ω source impedance). The ac-coupling capacitors allow the analog inputs to self-bias around the required common-mode voltage.

Figure 50. Drive Circuit with Low Bandwidth (for Low Input Frequencies)

Figure 51. Drive Circuit with High Bandwidth (for High Input Frequencies)

[ADS61JB46](http://www.ti.com/product/ads61jb46?qgpn=ads61jb46)

www.ti.com SBAS611B –SEPTEMBER 2013–REVISED OCTOBER 2013

CLOCK INPUT

The ADS61JB46 clock inputs can be driven differentially by a sine, LVPECL, or LVDS source with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to 0.95 V using internal 5-kΩ resistors, as shown in [Figure](#page-34-0) 52. This setting allows the use of transformer-coupled drive circuits for a sine-wave clock or ac-coupling for LVPECL and LVDS clock sources (see [Figure](#page-34-2) 53, Figure 54, and [Figure](#page-35-1) 55). For best performance, the clock inputs must be driven differentially, thereby reducing susceptibility to common-mode noise. TI recommends keeping the differential voltage between clock inputs less than 1.8 V_{PP} to obtain best performance. For high input frequency sampling, TI recommends using a clock source with very low jitter. Band-pass filtering of the clock source can help reduce the effects of jitter. There is no change in performance with a non-50% duty cycle clock input.

NOTE: C_{EQ} is 1 pF to 3 pF and is the equivalent input capacitance of the clock buffer.

Figure 52. Internal Clock Buffer

Figure 55. LVPECL Clock Driving Circuit

FINE-GAIN CONTROL

The ADS61JB46 includes gain settings that can be used to obtain improved SFDR performance (compared to no gain). The gain is programmable from 0 dB to 6 dB (in 0.5-dB steps). For each gain setting, the analog input fullscale range scales proportionally, as shown in [Table](#page-35-2) 12.

SFDR improvement is achieved at the expense of SNR; for each gain setting, SNR degrades approximately 0.5 dB. SNR degradation is reduced at high input frequencies. As a result, fine gain is very useful at high input frequencies because SFDR improvement is significant with marginal degradation in SNR. Therefore, fine gain can be used to trade-off between SFDR and SNR. Note that the default gain after reset is 0 dB.

SIGNAL POWER ESTIMATION

The device includes a power estimation circuit that can be used to obtain a coarse power estimate (accurate to within a dB) of the input signal averaged over a programmable number of samples. Enable the EN_PWR_EST bit in order to make the power estimate available on the DETECT[3:0] pins. The states of the DETECT[3:0] bits map to the input signal power as shown in [Table](#page-36-1) 13.

The number of samples used for computing the average power is set by SAMPLES_PWR_EST[2:0], as shown in [Table](#page-36-2) 14.

Table 14. Number of Samples Used for Power Estimation

DEFINITION OF SPECIFICATIONS

Analog Bandwidth: The analog input frequency at which the power of the fundamental is reduced by 3 dB with respect to the low-frequency value.

Aperture Delay: The delay in time between the rising edge of the input sampling clock and the actual time at which the sampling occurs. This delay is different across channels. The maximum variation is specified as aperture delay variation (channel-to-channel).

Aperture Uncertainty (Jitter): The sample-to-sample variation in aperture delay.

Clock Pulse Duration and Duty Cycle: The duty cycle of a clock signal is the ratio of the time the clock signal remains at a logic high (clock pulse duration) to the period of the clock signal. Duty cycle is typically expressed as a percentage. A perfect differential sine-wave clock results in a 50% duty cycle.

Maximum Conversion Rate: The maximum sampling rate at which certified operation is given. All parametric testing is performed at this sampling rate unless otherwise noted.

Minimum Conversion Rate: The minimum sampling rate at which the ADC functions.

Differential Nonlinearity (DNL): An ideal ADC exhibits code transitions at analog input values spaced exactly 1 LSB apart. DNL is the deviation of any single step from this ideal value, measured in units of LSBs.

Integral Nonlinearity (INL): INL is the deviation of the ADC transfer function from a best-fit line determined by a least-squares-curve fit of that transfer function, measured in units of LSBs.

Gain Error: Gain error is the deviation of the ADC actual input full-scale range from its ideal value. Gain error is given as a percentage of the ideal input full-scale range. Gain error has two components: error resulting from reference inaccuracy and error resulting from the channel. Both errors are specified independently as E_{GREF} and E_{GCHAN}, respectively.

To a first-order approximation, the total gain error is $E_{\text{TOTAL}} \sim E_{\text{GREF}} + E_{\text{GCHAN}}$.

For example, if $E_{\text{TOTA}} = \pm 0.5\%$, the full-scale input varies from $(1 - 0.5 / 100) \times FS_{\text{ideal}}$ to $(1 + 0.5 / 100) \times FS_{\text{ideal}}$.

Offset Error: Offset error is the difference, given in number of LSBs, between the ADC actual average idle channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.

Temperature Drift: The temperature drift coefficient (with respect to gain and offset error) specifies the change per degree Celsius of the parameter from T_{MIN} to T_{MAX} . The coefficient is calculated by dividing the maximum deviation of the parameter across the T_{MIN} to T_{MAX} range by the difference of $T_{MAX} - T_{MIN}$.

Signal-to-Noise Ratio (SNR): SNR is the ratio of the power of the fundamental (P_S) to the noise floor power (P_N) , excluding the power at dc and the first nine harmonics.

$$
SNR = 10 \text{Log}^{10} \frac{\text{P}_\text{S}}{\text{P}_\text{N}}
$$

(1)

SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter fullscale range.

Signal-to-Noise and Distortion (SINAD): SINAD is the ratio of the power of the fundamental (P_S) to the power of all other spectral components including noise (P_N) and distortion (P_D) , but excluding dc.

$$
SINAD = 10Log10 \frac{P_S}{P_N + P_D}
$$
 (2)

SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter fullscale range.

Effective Number of Bits (ENOB): ENOB is a measure of the converter performance as compared to the theoretical limit based on quantization noise.

$$
ENOB = \frac{SINAD - 1.76}{6.02}
$$

Total Harmonic Distortion (THD): THD is the ratio of the power of the fundamental (P_S) to the power of the first nine harmonics (P_D) .

$$
THD = 10Log^{10} \frac{P_S}{P_N}
$$

THD is typically given in units of dBc (dB to carrier).

Spurious-Free Dynamic Range (SFDR): SFDR is the ratio of the power of the fundamental to the highest other spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).

Two-Tone Intermodulation Distortion (IMD3): IMD3 is the ratio of the power of the fundamental (at frequencies f_1 and f_2) to the power of the worst spectral component at either frequency (2f₁ – f₂) or (2f₂ – f₁). IMD3 is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.

DC Power-Supply Rejection Ratio (DC PSRR): DC PSSR is the ratio of the change in offset error to a change in analog supply voltage. DC PSRR is typically given in units of millivolts per volt.

AC Power-Supply Rejection Ratio (AC PSRR): AC PSRR is the measure of rejection of variations in the supply voltage by the ADC. If ΔV_{SUP} is the change in supply voltage and ΔV_{OUT} is the resultant change of the ADC output code (referred to the input), then:

PSRR = 20Log¹⁰
$$
\frac{\Delta V_{OUT}}{\Delta V_{SUP}}
$$
 (Expressed in dBc)

PSRR = 20Log¹⁰ $\frac{100}{\Delta V_{\text{SUP}}}$ (Expressed in dBc)
 ge Overload Recovery: The number of clocord on the analog inputs. This overload recove

positive and negative overload. The deviation c

s) is noted.
 non Mode Re Voltage Overload Recovery: The number of clock cycles taken to recover to less than 1% error after an overload on the analog inputs. This overload recovery is tested by separately applying a sine-wave signal with a 6-dB positive and negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.

Common Mode Rejection Ratio (CMRR): CMRR is the measure of rejection of variation in the analog input common-mode by the ADC. If $\Delta V_{CM~IN}$ is the change in the common-mode voltage of the input pins and ΔV_{OUT} is the resultant change of the ADC output code (referred to the input), then:

$$
CMRR = 20Log10 \frac{\Delta V_{OUT}}{\Delta V_{CM}}
$$
 (Expressed in dBc) \t\t(6)

Crosstalk (only for multichannel ADCs): Crosstalk is a measure of the internal coupling of a signal from adjacent channel into the channel of interest. Crosstalk is specified separately for coupling from the immediate neighboring channel (near-channel) and for coupling from a channel across the package (far-channel). Crosstalk is usually measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the adjacent channel input. Crosstalk is typically expressed in dBc (dB to carrier).

(3)

(4)

(5)

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2013) to Revision A Page

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

TEXAS
INSTRUMENTS

www.ti.com 3-Aug-2017

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

MECHANICAL DATA

B. This drawing is subject to change without notice.

- QFN (Quad Flatpack No-Lead) Package configuration. С.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. D.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. Package complies to JEDEC MO-220 variation VJJD-2.

RHA (S-PVQFN-N40)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PLASTIC QUAD FLATPACK NO-LEAD

NOTES:

- All linear dimensions are in millimeters. А.
- This drawing is subject to change without notice. **B.**
- Publication IPC-7351 is recommended for alternate designs. C.
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack D. Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil desian recommendations. Refer to IPC 7525 for stencil desian considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Ti's published terms of sale for semiconductor products [\(http://www.ti.com/sc/docs/stdterms.htm\)](http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated