

SCDS352-DECEMBER 2013

Dual FET Bus Switch 2.5-V/3.3-V Low-Voltage High-Bandwidth Bus Switch

Check for Samples: SN74CB3Q3306A-EP


FEATURES

- High-Bandwidth Data Path (up to 500 MHz⁽¹⁾)
- 5-V-Tolerant I/Os With Device Powered Up or Powered Down
- Low and Flat ON-State Resistance (r_{on}) Characteristics Over Operating Range (r_{on} = 4 Ω Typ)
- Rail-to-Rail Switching on Data I/O Ports
 - 0- to 5-V Switching With 3.3-V V_{CC}
 - 0- to 3.3-V Switching With 2.5-V V_{CC}
- Bidirectional Data Flow With Near-Zero
 Propagation Delay
- Low Input/Output Capacitance Minimizes Loading and Signal Distortion (C_{io(OFF)} = 3.5 pF Typ)
- Fast Switching Frequency (f __ = 20 MHz Max)
- Data and Control Inputs Provide Undershoot Clamp Diodes
- Low Power Consumption (I_{CC} = 0.25 mA Typ)
- V_{CC} Operating Range From 2.3 V to 3.6 V
- Data I/Os Support 0- to 5-V Signaling Levels (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V)
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- I_{off} Supports Partial-Power-Down Mode
 Operation
- ⁽¹⁾ For additional information regarding the performance characteristics of the CB3Q family, refer to the TI application report, *CBT-C*, *CB3T*, and *CB3Q Signal-Switch Families*, literature number SCDA008.

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Supports Both Digital and Analog Applications: USB Interface, Differential Signal Interface, Bus Isolation, Low-Distortion Signal Gating

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (–55°C to 125°C) Temperature Range
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



ORDERING INFORMATION

Tj	PACKAGE ⁽¹⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER	
EE%C to 105%C		Tube	CCB3Q3306AMPWEP	11206414	V62/14606-01XE-T	
–55°C to 125°C	TSSOP – PW	Tape and reel	CCB3Q3306AMPWREP	U306AM	V62/14606-01XE	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74CB3Q3306A-EP

SCDS352-DECEMBER 2013





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION

The SN74CB3Q3306A is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r_{on}) . The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3306A provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems.

The SN74CB3Q3306A is organized as two 1-bit switches with separate output-enable $(1\overline{OE}, 2\overline{OE})$ inputs. It can be used as two 1-bit bus switches or as one 2-bit bus switch. When \overline{OE} is low, the associated 1-bit bus switch is ON and the A port is connected to the B port, allowing bidirectional data flow between ports. When \overline{OE} is high, the associated 1-bit bus switch is OFF, and a high-impedance state exists between the A and B ports.


This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

	(,								
	INPUT/OUTPUT A	FUNCTION							
L	В	A port = B port							
н	Z	Disconnect							


Table 1. FUNCTION TABLE (EACH BUS SWITCH)

LOGIC DIAGRAM (POSITIVE LOGIC)









(1) EN is the internal enable signal applied to the switch.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating junction temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{CC}	Supply voltage range			-0.5	4.6	V
V _{IN}	Control input voltage range ^{(2) (3)}	-0.5	7	V		
V _{I/O}	o Switch I/O voltage range ^{(2) (3) (4)}				7	V
I _{IK}	Control input clamp current	V _{IN} < 0			-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0			-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾				±64	mA
	Continuous current through each V _{CC} or GND				±100	mA
TJ	Maximum junction temperature				150	°C
T _{stg}	Storage temperature range			-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

(3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(4) V_{I} and V_{O} are used to denote specific conditions for $V_{I/O}$.

(5) I_{I} and I_{O} are used to denote specific conditions for $I_{I/O}$

THERMAL INFORMATION

		SN74CB3Q3306A-EP	
	THERMAL METRIC ⁽¹⁾	PW	UNITS
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	190.6	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	74	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	119.4	0 0 0 0 0
Ψιτ	Junction-to-top characterization parameter ⁽⁵⁾	12	°C/W
Ψ _{JB}	Junction-to-board characterization parameter ⁽⁶⁾	117.7	
θ _{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

		MIN	MAX	UNIT
Supply voltage		2.3	3.6	V
High-level control input	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7	5.5	V
voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	2	5.5	
Low-level control input	$V_{CC} = 2.3 V \text{ to } 2.7 V$	0	0.7	V
voltage	$V_{CC} = 2.7 V \text{ to } 3.6 V$	0	0.8	v
Data input/output voltage				V
Operating junction temperature				°C
	High-level control input voltage Low-level control input voltage Data input/output voltage	High-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ $V_{CC} = 2.7 \vee to 3.6 \vee$ Low-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ $V_{CC} = 2.3 \vee to 2.7 \vee$ Data input/output voltage $V_{CC} = 2.7 \vee to 3.6 \vee$	High-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ 1.7 $V_{CC} = 2.7 \vee to 3.6 \vee$ 2Low-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ 0 $V_{CC} = 2.7 \vee to 3.6 \vee$ 0 $V_{CC} = 2.7 \vee to 3.6 \vee$ 0Data input/output voltage0	High-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ 1.7 5.5 Low-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ 2 5.5 Low-level control input voltage $V_{CC} = 2.3 \vee to 2.7 \vee$ 0 0.7 Data input/output voltage $V_{CC} = 2.7 \vee to 3.6 \vee$ 0 5.5

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

4



ELECTRICAL CHARACTERISTICS⁽¹⁾

over recommended operating junction temperature range (unless otherwise noted)

PAR	RAMETER		TES	ST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V _{IK}		V _{CC} = 3.6 V,	I _I = -18 mA					-1.8	V
I _{IN}	Control inputs	V _{CC} = 3.6 V,	$V_{IN} = 0$ to 5.5 V					±1	μA
I _{OZ} ⁽³⁾		V _{CC} = 3.6 V,	$V_0 = 0 \text{ to } 5.5 \text{ V},$ $V_1 = 0,$	Switch OFF, $V_{IN} = V_{CC}$				±1	μA
I _{off}		$V_{CC} = 0,$	$V_0 = 0$ to 5.5 V,	V ₁ = 0				1	μA
I _{CC}		V _{CC} = 3.6 V,	l _{I/O} = 0, Switch ON or OFF,	$V_{IN} = V_{CC}$ or GND			0.25	0.7	mA
AL (4)	Control	V 26V		Other inputs at \/ ar CND	$T_J = -55^{\circ}C$ to $85^{\circ}C$			25	
ΔI_{CC} ⁽⁴⁾	inputs	$V_{CC} = 3.6 V,$	One input at 3 V,	Other inputs at V_{CC} or GND	T _J = 125°C			36	μA
I (5)	5) Per control $V_{CC} = 3.6 V$, A and B por		A and B ports open,				0.03		mA/
I _{CCD} ⁽⁵⁾	input	Control input switching	g at 50% duty cycle			0.00			MHz
C _{in}	Control inputs	$V_{CC} = 3.3 V,$	V _{IN} = 5.5 V, 3.3 V, o	V, 3.3 V, or 0					pF
C _{io(OFF)}		$V_{CC} = 3.3 V,$	Switch OFF, $V_{IN} = V_{CC,}$	$V_{I/O} = 5.5 V, 3.3 V, \text{ or } 0$			3.5		pF
C _{io(ON)}		V _{CC} = 3.3 V,	Switch ON, V _{IN} = GND,	$V_{I/O} = 5.5 V, 3.3 V, \text{ or } 0$			8		pF
			$V_1 = 0$,	1 20 m A	$T_J = -55^{\circ}C$ to $85^{\circ}C$		4	8	
		V _{CC} = 2.3 V,	$v_1 = 0,$	I _O = 30 mA	$T_J = 125^{\circ}C$			10	
		TYP at $V_{CC} = 2.5 V$	$V_1 = 1.7 V_2$	I _O = –15 mA	$T_J = -55^{\circ}C$ to $85^{\circ}C$		5	9	
r _{on} ⁽⁶⁾			$\mathbf{v}_1 = 1.7 \ \mathbf{v}_2$	$I_0 = -13 \text{ IIIA}$	$T_J = 125^{\circ}C$			58	Ω
			$V_1 = 0,$	I _O = 30 mA	$T_J = -55^{\circ}C$ to $85^{\circ}C$	4 6 8		6	12
		V _{CC} = 3 V	$v_1 = 0,$	10 = 30 mA	$T_J = 125^{\circ}C$				
		$v_{CC} = 3 v$	$V_1 = 2.4 V_2$	I _O = −15 mA	$T_J = -55^{\circ}C$ to $85^{\circ}C$		5	8	
			$v_1 = 2.4 v_1$	i0 = -13 IIIA	T _J = 125°C			66	

(1) V_{IN} and I_{IN} refer to control inputs. V_I , V_O , I_I , and I_O refer to data pins.


(2) All typical values are at $V_{CC} = 3.3$ V (unless otherwise noted), $T_A = 25^{\circ}$ C.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.

(4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V_{CC} or GND.

(5) This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 4).

(6) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals.



- (1) See datasheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) Enhanced plastic product disclaimer applies.

Figure 2. SN74CB3Q3306A-EP Operating Life Derating Chart

SN74CB3Q3306A-EP

SCDS352-DECEMBER 2013



www.ti.com


SWITCHING CHARACTERISTICS

over recommended operating junction temperature range (unless otherwise noted) (see Figure 5)

PARAMETER		FROM	TO	V _{CC} = 2. ± 0.2	.5 V V	V _{CC} = 3. ± 0.3	UNIT		
		(INPUT) (OUTPUT)		MIN	MAX	MIN	MAX		
$f \overline{OE}^{(1)}$		OE	A or B		10		20	MHz	
. (2)	T _J = -55° to 85°C	A ar D	DerA		0.2		0.3		
t_{pd} ⁽²⁾	T _J = 125°C	A or B	B or A		1.2		2.3	ns	
t _{en}		OE	A or B	1.5	12	1.5	10	ns	
t _{dis}		OE	A or B	1	14	1	9	ns	

(1)

Maximum switching frequency for control input ($V_O > V_{CC}$, $V_I = 5 V$, $R_L \ge 1 M\Omega$, $C_L = 0$) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load (2) capacitance, when driven by an ideal voltage source (zero output impedance).



TYPICAL ron vs VI

Figure 3. Typical ron vs VI






Figure 4. Typical I_{CC} vs \overline{OE} Switching Frequency



PARAMETER MEASUREMENT INFORMATION



TEST	V _{CC}	S1	RL	VI	CL	V_{Δ}
t _{pd(s)}	$2.5~V\pm0.2~V$	Open	500 Ω	V _{CC} or GND	30 pF	
	3.3 V ± 0.3 V	Open	500 Ω	V _{CC} or GND	50 pF	
t _{PLZ} /t _{PZL}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	$\begin{array}{c} \textbf{2} \times \textbf{V}_{\textbf{CC}} \\ \textbf{2} \times \textbf{V}_{\textbf{CC}} \end{array}$	500 Ω 500 Ω	GND GND	30 pF 50 pF	0.15 V 0.3 V
t _{PHZ} /t _{PZH}	$\begin{array}{c} \textbf{2.5 V} \pm \textbf{0.2 V} \\ \textbf{3.3 V} \pm \textbf{0.3 V} \end{array}$	GND GND	500 Ω 500 Ω	V _{CC} V _{CC}	30 pF 50 pF	0.15 V 0.3 V



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , t_r \leq 2.5 ns, t_f \leq 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as $t_{en}.$
- G. t_{PLH} and t_{PHL} are the same as t_{pd(s)}. The t_{pd} propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
- H. All parameters and waveforms are not applicable to all devices.

Figure 5. Test Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CCB3Q3306AMPWEP	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	U306AM	Samples
CCB3Q3306AMPWREP	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	U306AM	Samples
V62/14606-01XE	ACTIVE	TSSOP	PW	8	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	U306AM	Samples
V62/14606-01XE-T	ACTIVE	TSSOP	PW	8	150	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	U306AM	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



17-May-2014

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74CB3Q3306A-EP :

• Catalog: SN74CB3Q3306A

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CCB3Q3306AMPWREP	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Apr-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CCB3Q3306AMPWREP	TSSOP	PW	8	2000	367.0	367.0	35.0

PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.




PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated