



# DirectPath™, Pop-Free 3Vrms Line Driver with Adjustable Gain

Check for Samples: DRV602

#### **FEATURES**

- DirectPath™
  - Eliminates Pop/Clicks
  - Eliminates Output DC-Blocking Capacitors
  - Provides Flat Frequency Response 20Hz–20kHz
- Low Noise and THD
  - SNR > 102 dB
  - Typical V<sub>N</sub> < 15 μVms</li>
  - THD+N < 0.05% 20 Hz-20 kHz</li>
- Output Voltage into 2.5-kΩ Load
  - 2 Vrms with 3.3-V Supply Voltage
  - 3 Vrms with 5-V Supply Voltage
- 3Vrms Output Voltage into 2.5 kΩ Load With 5V Supply Voltage
- Differential Input

## **APPLICATIONS**

- Set-Top Boxes
- PDP / LCD TV
- Blu-ray Disc™, DVD-Players
- Home Theater in a Box

# **DESCRIPTION**

The DRV602PW is a 3Vrms pop-free stereo line driver designed to allow the removal of the output dc-blocking capacitors for reduced component count and cost. The device is ideal for single supply electronics where size and cost are critical design parameters.


Designed using TI's patented DirectPath<sup>TM</sup> technology, the DRV602 is capable of driving 3Vrms into a  $2.5 \mathrm{k}\Omega$  load with 5V supply voltage. The device has differential inputs and uses external gain setting resistors, that supports a gain range of  $\pm 1 \mathrm{V/V}$  to  $\pm 10 \mathrm{V/V}$ . The use of external gain resistors also allows the implementation of a 2nd order low pass filter to compliment DAC's and SOC converters. The line output of the DRV602 has  $\pm 8 \mathrm{kV}$  IEC ESD protection. The DRV602 (referred to as the '602) has built-in shutdown control for pop-free on/off control.

Using the DRV602 in audio products can reduce component count compared to traditional methods of generating a 3Vrms output. The DRV602 doesn't require a power supply greater than 5V to generate its  $8.5V_{PP}$  output, nor does it require a split rail power supply. The DRV602 integrates its own charge pump to generate a negative supply rail that provides a clean, pop-free ground biased 3Vrms output.

The DRV602 is available in a 14 pin TSSOP package.

If higher SNR, trimmed DC-offset and external undervoltage-mute functions are beneficial in the application, TI recommends the footprint compatible DRV603 (SLOS617).

For a stereo line and stereo HP driver see DRV604 (SLOS659).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


DirectPath, TI FilterPro are trademarks of Texas Instruments. Blu-ray Disc is a trademark of Blu-ray Disc Association. All other trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# PW (TSSOP) PACKAGE (TOP VIEW)



#### **PIN FUNCTIONS**

	PIN	(1)					
NAME	TSSOP (PW)	I/O <sup>(1)</sup>	DESCRIPTION				
+INR	1	I	Right channel OPAMP positive input				
-INR	2	I	Right channel OPAMP negative input				
OUTR	3	0	Right channel OPAMP output				
SGND	4	I	Signal ground				
EN	5	I	Enable input, active high				
PVSS	6	0	Supply voltage				
CN	7	I/O	Charge pump flying capacitor negative terminal				
СР	8	I/O	Charge pump flying capacitor positive terminal				
PVDD	9	I	Positive supply				
PGND	10	I	Power ground				
NC	11		No internal connection				
OUTL	12	0	Left channel OPAMP output				
-INL	13	I	Left channel OPAMP negative input				
+INL	14	I	Left channel OPAMP positive input				

(1) I = input, O = output, P = power

Product Folder Link(s): DRV602

www.ti.com

# ABSOLUTE MAXIMUM RATINGS(1) (2)

over operating free-air temperature range

		VALUE	UNIT
	Supply voltage, VDD to GND	–0.3 V to 5.5	V
$V_{I}$	Input voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	٧
$R_{L}$	Minimum load impedance	> 600	Ω
	EN to GND	-0.3 to V <sub>DD</sub> +0.3	V
$T_{J}$	Maximum operating junction temperature range,	-40 to 150	ů
T <sub>stg</sub>	Storage temperature range	-40 to 150	ů
ESD	IEC Contact ESD Protection per IEC6100-4-2, on output pins measured on DRV602EVM	±8	kV

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATINGS**

PACKAGE	θ <sup>JC</sup> (°\M)	θ <sub>JA</sub> (°/W)	POWER RATING <sup>(1)</sup> AT T <sub>A</sub> ≤ 25°C	POWER RATING <sup>(1)</sup> AT T <sub>A</sub> ≤ 70°C
TSSOP-14 (PW)	35	115 <sup>(2)</sup>	870mW	348mW

<sup>(1)</sup> Power rating is determined with a junction temperature of 125°C. This is the point where performance starts to degrade and long-term reliability starts to be reduced. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and reliability.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>	DESCRIPTION
-40°C to 85°C	DRV602PW	14-Pin TSSOP

<sup>(1)</sup> For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

## RECOMMENDED OPERATING CONDITIONS

			MIN	TYP	MAX	UNIT
$V_{DD}$	Supply voltage,	DC Supply Voltage	3	3.3	5.5	V
V <sub>IH</sub>	High-level input voltage	EN		60		% of VDD
V <sub>IL</sub>	Low-level input voltage	EN		40		% of VDD
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

#### **ELECTRICAL CHARACTERISTICS**

 $T_A = 25$ °C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vos	Output offset voltage	V <sub>DD</sub> = 3 V to 5 V, Voltage follower - gain = 1			5	mV
PSRR	Supply Rejection Ratio	V <sub>DD</sub> = 3.3 V to 5 V		88		dB
$V_{OH}$	High-level output voltage	$V_{DD} = 3.3 \text{ V}, R_L = 2.5 \text{ k}\Omega$	3.10			V
V <sub>OL</sub>	Low-level output voltage	$V_{DD} = 3.3 \text{ V}, R_L = 2.5 \text{ k}\Omega$			-3.05	V
I <sub>IH</sub>	High-level input current (EN)	$V_{DD} = 5 V$ , $V_{I} = V_{DD}$			1	μΑ
$ I_{1L} $	Low-level input current (EN)	$V_{DD} = 5 \text{ V}, V_{I} = 0 \text{ V}$			1	μΑ
		$V_{DD}$ = 3.3 V, No load, EN = $V_{DD}$	8	11		A
$I_{DD}$	Supply Current	$V_{DD} = 5 \text{ V}$ , No load, EN = $V_{DD}$		12.5	20	mA
		Shutdown mode, Vdd = 3 V to 5 V			2	mA

Product Folder Link(s): DRV602

<sup>(2)</sup> These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

<sup>(2)</sup> These data were taken with the JEDEC High-K test printed circuit board (PCB). For the JEDEC low-K test PCB, the θ<sub>JA</sub> is 185°C.




#### **OPERATING CHARACTERISTICS**

 $\underline{V_{DD}} = 3.3 \text{ V} \text{ , } T_{A} = 25 ^{\circ}\text{C}, \text{ R}_{L} = 2.5 \text{k}\Omega, \text{ } C_{(PUMP)} = C_{(PVSS)} = 1 \text{ } \mu\text{F} \text{ , } C_{IN} = 1 \text{ } \mu\text{F}, \text{ } R_{IN} = 33 \text{ } \text{k}\Omega, \text{ } R_{fb} = 68 \text{k}\Omega \text{ (unless otherwise noted)}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Output Valtage (Outpute In Phase)	THD = 1%, V <sub>DD</sub> = 3.3 V, f = 1 kHz		2.05		\/rma
Vo	Output Voltage (Outputs In Phase)	THD = 1%, V <sub>DD</sub> = 5 V, f = 1 kHz		3.01		Vrms
THD+N	Total harmonic distortion plus noise	$V_O = 2$ Vrms, f = 1 kHz $V_O = 2$ Vrms, f = 6.8 kHz		0.01% 0.05%		
	Crosstalk	V <sub>O</sub> = 2 Vrms, f = 1 kHz		-100		dB
Io	Output current limit	V <sub>DD</sub> = 3.3 V		20		mA
R <sub>IN</sub>	Input resistor range		1	10	47	kΩ
R <sub>fb</sub>	Feedback resistor range		4.7	20	100	kΩ
	Slew rate			4.5		V/μs
	Maximum capacitive load			220		pF
$V_N$	Noise output voltage	A-weighted, BW 20Hz–22kHz		15		$\mu V rms$
SNR	Signal to noise ratio	$V_O$ = 2 Vrms, THD+N = 0.1%, 22 kHz BW, A-weighted		102		dB
G <sub>BW</sub>	Unity Gain Bandwidth			8	<u>'</u>	MHz
A <sub>VO</sub>	Open-loop voltage gain			150		dB
Fcp	Charge Pump frequency		225	450	675	kHz

# **APPLICATION CIRCUIT**




 $R1 = 33k\Omega$ ,  $R2 = 68k\Omega$ ,  $R3 = 100k\Omega$ , C1 = 150pF, C2 = 15pF,  $C3 = 1~\mu F$ 

Differential input, single ended output, 2nd order filter. 40kHz –3dB frequency, Gain 2.06.




#### TYPICAL CHARACTERISTICS


 $V_{DD} = 3.3 V \text{ , } T_A = 25 ^{\circ}\text{C, } C_{(PUMP)} = C_{(PVSS)} = 1 \text{ } \mu\text{F } \text{ , } C_{IN} = 1 \text{ } \mu\text{F, } R_{IN} = 33 \text{ } k\Omega, R_{fb} = 68 \text{ } k\Omega, R_L = 2.5 \text{ } k\Omega \text{ (unless otherwise noted)}$ 



## **TOTAL HARMONIC DISTORTION + NOISE**



#### Figure 2.



# QUIESCENT SUPPLY CURRENT vs




Figure 4.



#### **APPLICATION INFORMATION**

## **Line Driver Amplifiers**

Single-supply line driver amplifiers typically require dc-blocking capacitors. The top drawing in Figure 5 illustrates the conventional line driver amplifier connection to the load and output signal.

DC blocking capacitors are often large in value, and a mute circuit is needed during power up to minimize click & pop. The output capacitor and mute circuit consume PCB area and increase cost of assembly, and can reduce the fidelity of the audio output signal.




Figure 5. Conventional and DirectPath Line Driver

The DirectPath™ amplifier architecture operates from a single supply, but makes use of an internal charge pump to provide a negative voltage rail.

Combining the user provided positive rail and the negative rail generated by the IC, the device operates in what is effectively a split supply mode.

The output voltages are now centered at zero volts with the capability to swing to the positive rail or negative rail. The DirectPath amplifier requires no output dc blocking capacitors.

The bottom block diagram and waveform of Figure 5 illustrate the ground-referenced Line Driver architecture. This is the architecture of the DRV602.



# Charge Pump Flying Capacitor and PVSS Capacitor

The charge pump flying capacitor, C<sub>PUMP</sub>, serves to transfer charge during the generation of the negative supply voltage. The PVSS capacitor must be at least equal to the charge pump capacitor in order to allow maximum charge transfer. Low ESR capacitors are an ideal selection, and a value of 1µF is typical. Capacitor values that are smaller than 1µF can be used, but the maximum output voltage may be reduced and the device may not operate to specifications.

## **Decoupling Capacitors**

The DRV602 is a DirectPath Line Driver amplifier that require adequate power supply decoupling to ensure that the noise and total harmonic distortion (THD) are low. A good low equivalent-series-resistance (ESR) ceramic capacitor, typically 1µF, placed as close as possible to the device PV<sub>DD</sub> lead works best. Placing this decoupling capacitor close to the DRV602 is important for the performance of the amplifier. For filtering lower frequency noise signals, a 10-µF or greater capacitor placed near the audio power amplifier would also help, but it is not required in most applications because of the high PSRR of this device.

## Gain setting resistors ranges

The gain setting resistors, R<sub>IN</sub> and R<sub>fb</sub>, must be chosen so that noise, stability and input capacitor size of the DRV602 is kept within acceptable limits. Voltage gain is defined as R<sub>fh</sub> divided by R<sub>IN</sub>.

Selecting values that are too low demands a large input ac-coupling capacitor, CIN. Selecting values that are too high increases the noise of the amplifier. Table 1 lists the recommended resistor values for different gain settings.

**Table 1. Recommended Resistor Values** 

INPUT RESISTOR VALUE, R <sub>IN</sub>	FEEDBACK RESISTOR VALUE, R <sub>fb</sub>	DIFFERENTIAL INPUT GAIN	INVERTING INPUT GAIN	NON INVERTING INPUT GAIN
22 kΩ	22 kΩ	1.0 V/V	-1.0 V/V	2.0 V/V
15 kΩ	30 kΩ	1.5 V/V	-1.5 V/V	2.5 V/V
33 kΩ	68 kΩ	2.1 V/V	-2.1 V/V	3.1 V/V
10 kO	100 kO	10.0 V/V	-10.0 V/V	11.0 V/V




Figure 6. Differential Input

Figure 7. Inverting




Figure 8. Non-Inverting



## **Input-Blocking Capacitors**

DC input-blocking capacitors are required to be added in series with the audio signal into the input pins of the DRV602. These capacitors block the DC portion of the audio source and allow the DRV602 inputs to be properly biased to provide maximum performance. The input blocking capacitors also limit the DC gain to 1, limiting the DC-offset voltage at the output.

These capacitors form a high-pass filter with the input resistor,  $R_{\text{IN}}$ . The cutoff frequency is calculated using Equation 1. For this calculation, the capacitance used is the input-blocking capacitor and the resistance is the input resistor chosen from Table 1, then the frequency and/or capacitance can be determined when one of the two values are given.

$$fc_{IN} = \frac{1}{2\pi R_{IN} C_{IN}}$$
 or  $C_{IN} = \frac{1}{2\pi fc_{IN} R_{IN}}$  (1)

# Using the DRV602 as 2<sup>nd</sup> Order Filter

Several audio DACs used today require an external low-pass filter to remove out of band noise. This is possible with the DRV602 as it can be used like a standard OPAMP.

Several filter topologies can be implemented both single ended and differential. In Figure 9, a Multi FeedBack - MFB, with differential input and single ended input is shown.

An ac-coupling capacitor to remove dc-content from the source is shown, it serves to block any dc content from the source and lowers the dc-gain to 1 helping reducing the output dc-offset to minimum.

The component values can be calculated with the help of the TI FilterPro™ program available on the TI website at: http://focus.ti.com/docs/toolsw/folders/print/filterpro.html




Figure 9. 2<sup>nd</sup> Order Active Low Pass Filter

The resistor values should have a low value for obtaining low noise, but should also have a high enough value to get a small size ac-coupling cap. With the proposed values, 33k, 68k, 100k, a DNR of 102dB can be achieved with a small  $1\mu$ F input ac-coupling capacitor.



## **Pop-Free Power Up**

Pop-free power up is ensured by keeping the EN (enable pin) low during power supply ramp up and down. The EN pin should be kept low until the input ac-coupling capacitors are fully charged before asserting the EN pin high; this way, proper precharge of the ac-coupling is performed, and pop-free power-up is achieved. Figure 10 illustrates the preferred sequence.




Figure 10. Power-Up Sequence

## **Capacitive Load**

The DRV602 has the ability to drive a high capacitive load up to 220pF directly, higher capacitive loads can be accepted by adding a series resistor of  $10\Omega$  or larger.

## **Layout Recommendations**

A proposed layout for the DRV602 can be seen in the DRV602EVM user's guide (SLOU248) and the Gerber files can be downloaded on www.ti.com, open the DRV602 product folder and look in the Tools and Software folder.

The gain setting resistors,  $R_{\text{IN}}$  and  $R_{\text{fb}}$ , must be placed close to the input pins to minimize the capacitive loading on these input pins and to ensure maximum stability of the DRV602. For the recommended PCB layout, see the DRV602EVM user's guide.



# **REVISION HISTORY**

NOTE: Page numbers of current version may differ from previous versions.

Changes from Revision A (December 2008) to Revision B	Page
Changed crosstalk spec from -80dB to -100dB	4
Changes from Revision B (October 2009) to Revision C	Page
Added "Pop-Free" to title and changed "pop-less" to "pop-free in description text strings	1
Added Output Voltage Feature bullet: "3Vrms With 5-V Supply Voltage"	1
Changed "2Vrms" to "3Vrms" in Description Section	1
Changed "5V <sub>PP</sub> " to "8.5V <sub>PP</sub> " in Description Section	1
<ul> <li>Changed Recommended Operating Conditions T<sub>A</sub> range from "0 to 70 °C" to "-40 to 85°C"</li> </ul>	3
Changed Electrical Characteristics Test Conditions V <sub>DD</sub> from "4.5 V" to "5 V"	3
Added "V <sub>O</sub> " spec. for "V <sub>DD</sub> = 5 V" to Operating Characteristics table	4
Changes from Revision May 2010 (C) to Revision D	Page
• Changed Abs Max Table (T <sub>J</sub> ) From: -40°C to 85°C to -40°C to 150	3
Changed RIGHT INPUT From: + / - To: - / + in the Application Circuit	4
• Added $R_L$ = 2.5 k $\Omega$ to the TYPICAL CHARACTERISTICS conditions statement	5
<ul> <li>Added, C<sub>PUMP</sub>, to the first sentence of the Charge Pump Flying Capacitor and PVSS Capacitor section</li> </ul>	7
Changed V <sub>DD</sub> To: PV <sub>DD</sub> in Decoupling Capacitors section	7
Changed SD (shutdown pin) to EN (enable pin) in the Pop-Free Power Up section	9
Deleted last sentence in the Capacitive Load section	9

Product Folder Link(s): DRV602



# PACKAGE OPTION ADDENDUM

11-Apr-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
DRV602PW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV602	Samples
DRV602PWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	DRV602	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 12-Jul-2017

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV602PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 12-Jul-2017



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV602PWR	TSSOP	PW	14	2000	367.0	367.0	38.0

PW (R-PDSO-G14)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
  - Sody length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.