

# 80C86A 16-BIT CHMOS MICROPROCESSOR

- Pin-for-Pin and Functionally Compatible to Industry Standard HMOS 8086
- Fully Static Design with Frequency Range from D.C. to:
  - -8 MHz for 80C86A-2
- **■** Low Power Operation
  - Operating I<sub>CC</sub> = 10 mA/MHz
  - Standby  $I_{CCS} = 500 \mu A \text{ max}$
- Bus-Hold Circuitry Eliminates Pull-Up Resistors
- Direct Addressing Capability of 1 MByte of Memory

- Architecture Designed for Powerful Assembly Language and Efficient High Level Languages
- 24 Operand Addressing Modes
- **■** Byte, Word and Block Operations
- 8 and 16-Bit Signed and Unsigned Arithmetic
  - Binary or Decimal
  - Multiply and Divide
- Available in 40-Lead Plastic DIP

The Intel 80C86A is a high performance, CHMOS version of the industry standard HMOS 8086 16-bit CPU. The 80C86A available in 8 MHz clock rates, offers two modes of operation: MINimum for small systems and MAXimum for larger applications such as multiprocessing. It is available in 40-pin DIP package.




Figure 1. 80C86A CPU Block Diagram




Figure 2. 80C86A 40-Lead DIP Configuration



#### **Table 1. Pin Description**

The following pin function descriptions are for 80C86AA systems in either minimum or maximum mode. The "Local Bus" in these descriptions is the direct multiplexed bus interface connection to the 80C86A (without regard to additional bus buffers).

Symbol	Pin No.	Type		Name and F	Function		
AD <sub>15</sub> -AD <sub>0</sub>	2-16, 39	1/0	ADDRESS DATA BUS: These lines constitute the time multiplexed memory/IO address (T <sub>1</sub> ) and data (T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> , T <sub>4</sub> ) bus. A <sub>0</sub> is analogous to BHE for the lower byte of the data bus, pins D <sub>7</sub> -D <sub>0</sub> . It is LOW during T <sub>1</sub> when a byte is to be transferred on the lower portion of the bus in memory or I/O operations. Eight-bit oriented devices tied to the lower half would normally use A <sub>0</sub> to condition chip select functions. (See BHE.) These lines are active HIGH and float to 3-state OFF <sup>(1)</sup> during interrupt acknowledge and local bus "hold acknowledge."				
A <sub>19</sub> /S <sub>6</sub> , A <sub>18</sub> /S <sub>5</sub> , A <sub>17</sub> /S <sub>4</sub> , A <sub>16</sub> /S <sub>3</sub>	35-38	0	ADDRESS/STATUS: During T <sub>1</sub> these are the four most significant address lines for memory operations. During I/O operations these lines are LOW. During memory and I/O operations, status information is available on these lines during T <sub>2</sub> , T <sub>3</sub> , T <sub>W</sub> , and T <sub>4</sub> . The status of the interrupt enable FLAG bit (S <sub>5</sub> ) is updated at the beginning of each CLK cycle. A <sub>17</sub> /S <sub>4</sub> and A <sub>16</sub> /S <sub>3</sub> are encoded as shown.				
			This information indicates which relocation register is presently being used for data accessing.				
			These lines float to 3-state OFF <sup>(1)</sup> during local bus "hold acknowledge."				
			A <sub>17</sub> /S <sub>4</sub>	A <sub>16</sub> /S <sub>3</sub>	Characteristics		
			0 (LOW) 0 1 (HIGH) 1 S <sub>6</sub> is 0 (LOW)	0 1 0 1	Alternate Data Stack Code or None Data		
BHE/S <sub>7</sub>	34	0	BUS HIGH ENABLE/STATUS: During T <sub>1</sub> the bus high enable signal (BHE) should be used to enable data onto the most significant half of the data bus, pins D <sub>15</sub> -D <sub>8</sub> . Eight-bit oriented devices tied to the upper half of the bus would normally use BHE to condition chip select functions. BHE is LOW during T <sub>1</sub> for read, write, and interrup acknowledge cycles when a byte is to be transferred on the high portion of the bus. The S <sub>7</sub> status information is available during T <sub>2</sub> , T <sub>3</sub> , and T <sub>4</sub> . The signal is active LOW, and floats to 3-state OFF <sup>(1)</sup> in "hold." It is LOW during T <sub>1</sub> for the first interrupt acknowledge cycles				
			BHE	A <sub>0</sub>	Characteristics		
			0	0 1	Whole word Upper byte from/		
			1	o	to odd address Lower byte from/ to even address		
		-	1	1	None		



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function	
RD	32	0	<b>READ:</b> Read strobe indicates that the processor is performing a memory of I/O read cycle, depending on the state of the $S_2$ pin. This signal is used to read devices which reside on the 80C86A local bus. $\overline{RD}$ is active LOW during $T_2$ , $T_3$ and $T_W$ of any read cycle, and is guaranteed to remain HIGH in $T_2$ until the 80C86A local bus has floated.	
			This floats to 3-state OFF in "hold acknowledge."	
READY	22	ı	<b>READY:</b> is the acknowledgement from the addressed memory or I/O device that it will complete the data transfer. The READY signal from memory/IO is synchronized by the 82C84A Clock Generator to form READY. This signal is active HIGH. The 80C86A READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met.	
INTR	18	I	INTERRUPT REQUEST: is a level triggered input which is sampled during the last clock cycle of each instruction to determine if the processor should enter into an interrupt acknowledge operation. A subroutine is vectored to via an interrupt vector lookup table located in system memory. It can be internally masked by software resetting the interrupt enable bit. INTR is internally synchronized. This signal is active HIGH.	
TEST	23	1	<b>TEST:</b> input is examined by the "Wait" instruction. If the TEST input is LOW execution continues, otherwise the processor waits in an "Idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK.	
NMI	17	I	NON-MASKABLE INTERRUPT: an edge triggered input which causes a type 2 interrupt. A subroutine is vectored to via an interrupt vector lookup table located in system memory. NMI is not maskable internally by software. A transition from a LOW to HIGH initiates the interrupt at the end of the current instruction. This input is internally synchronized.	
RESET	21	l	RESET: causes the processor to immediately terminate its prese activity. The signal must be active HIGH for at least four clock cycles. It restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized.	
CLK	19	_	CLOCK: provides the basic timing for the processor and bus controller. It is asymmetric with a 33% duty cycle to provide optimized internal timing.	
Vcc	40		V <sub>CC</sub> : +5V power supply pin.	
GND	1, 20		GROUND: Both must be connected.	
MN/MX	33	1	MINIMUM/MAXIMUM: indicates what mode the processor is to operate in. The two modes are discussed in the following sections.	



# Table 1. Pin Description (Continued)

The following pin function descriptions are for the 80C86A/82C88 system in maximum mode (i.e.,  $MN/\overline{MX} = V_{SS}$ ). Only the pin functions which are unique to maximum mode are described; all other pin functions are as described above.

Symbol	Pin No.	Туре		Na	ame and F	unction		
S <sub>2</sub> , S <sub>1</sub> , S <sub>0</sub>	26–28	0	<b>STATUS:</b> active during $T_4$ , $T_1$ , and $T_2$ and is returned to the passive state (1,1,1) during $T_3$ or during $T_W$ when READY is HIGH. This status is used by the 82C88 Bus Controller to generate all memory and I/O access control signals. Any change by $\overline{S_2}$ , $\overline{S_1}$ , $\overline{S_0}$ during $T_4$ is used to indicate the beginning of a bus cycle, and the return to the passive state in $T_3$ or $T_W$ is used to indicate the end of a bus cycle. These signals float to 3-state OFF <sup>(1)</sup> in "hold acknowledge." These status lines are encoded as shown.					
			<u>\$</u>	<u>S</u> 1	S <sub>0</sub>	Characteristics		
		e e	0 (LOW)	0	0	Interrupt		
		Ì	0	0	1 1	Acknowledge Read I/O Port		
	,			1	Ö	Write I/O Port		
			0	i	1	Halt		
		ŀ	1 (HIGH)	Ö	o	Code Access		
		•	1 1	0	1	Read Memory		
			1	1	0	Write Memory		
			1	1	1	Passive		
RQ/GT <sub>0</sub> , RQ/GT <sub>1</sub>	30, 31	1/0	force the proce processor's cui having higher presistor so may as follows (see 1. A pulse of 1 local bus reque 2. During a T4 c 80C86A to the 80C86A has all "hold acknowledge." 3. A pulse 1 CL 80C86A (pulse 80C86A can re Each master-mulses. There in Pulses are actiff the request is will release the conditions are 1. Request occ 2. Current cycles.	ssor to release to release to the rent bus of the requesting towed the leaster exchange to the rent bus of the	ease the look of the RQ/GT <sub>1</sub> . In RQ/GT <sub>1</sub> . In connected. In connected, or an another to the 80C cycle, a pure master (pure coal bus to the at the next ally from the requestion of the edead CLM coal bus at the coal bus at	lse 1 CLK wide from the alse 2), indicates that the float and that it will enter the t CLK. The CPU's bus interface to local bus during "hold esting master indicates to the quest is about to end and that the next CLK.  I local bus is a sequence of 3 (cycle after each bus exchange.)  Is performing a memory cycle, it if the cycle when all the following fa word (on an odd address).  Weldge of an interrupt		



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function				
			If the local bus is idle when the request is made the two possit events will follow:				
			Local bus will be released during the next clock.     A memory cycle will start within 3 clocks. Now the four rules for a currently active memory cycle apply with condition number 1 already satisfied.				
LOCK	29	0	LOCK: output indicates that other system bus masters are not to gain control of the system bus while LOCK is active LOW. The LOCK signal is activated by the "LOCK" prefix instruction and remains active until the completion of the next instruction. This signal is active LOW, and floats to 3-state OFF(1) in "hold acknowledge."				
QS <sub>1</sub> , QS <sub>0</sub>	24, 25	0	QUEUE STATUS: The queue status is valid during the CLK cycle after which the queue operation is performed. QS <sub>1</sub> and QS <sub>0</sub> provide status to allow external tracking of the internal 80C86A instruction queue.				
			QS <sub>1</sub> QS <sub>0</sub> Characteristics				
			0 (LOW)	0	No Operation		
			0 1 First Byte of Op Code from Qu				
			1 (HIGH) 0 Empty the Queue				
			1	1	Subsequent Byte from Queue		

The following pin function descriptions are for the 80C86A in minimum mode (i.e.,  $MN/\overline{MX} = V_{CC}$ ). Only the pin functions which are unique to minimum mode are described; all other pin functions are described above.

M/ĪŌ	28	0	<b>STATUS LINE:</b> logically equivalent to $S_2$ in the maximum mode. It is used to distinguish a memory access from an I/O access. M/ $\overline{\text{IO}}$ becomes valid in the T <sub>4</sub> preceding a bus cycle and remains valid until the final T <sub>4</sub> of the cycle (M=HIGH, IO=LOW). M/ $\overline{\text{IO}}$ floats to 3-state OFF(1) in local bus "hold acknowledge."
WR	29	0	<b>WRITE:</b> indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the $M/\overline{IO}$ signal. $\overline{WR}$ is active for $T_2$ , $T_3$ and $T_W$ of any write cycle. It is active LOW, and floats to 3-state OFF <sup>(1)</sup> in local bus "hold acknowledge."
INTA	24	0	$\overline{\text{INTA}}$ is used as a read strobe for interrupt acknowledge cycles. It is active LOW during T <sub>2</sub> , T <sub>3</sub> and T <sub>W</sub> of each interrupt acknowledge cycle.
ALE	25	0	<b>ADDRESS LATCH ENABLE:</b> provided by the processor to latch the address into an address latch. It is a HIGH pulse active during T <sub>1</sub> of any bus cycle. Note that ALE is never floated.
DT/R	27	0	<b>DATA TRANSMIT/RECEIVE:</b> needed in minimum system that desires to use a data bus transceiver. It is used to control the direction of data flow through the transceiver. Logically $DT/\overline{R}$ is equivalent to $\overline{S_1}$ in the maximum mode, and its timing is the same as for $M/\overline{IO}$ . (T = HIGH, R = LOW.) This signal floats to 3-state OFF <sup>(1)</sup> in local bus "hold acknowledge."



Table 1. Pin Description (Continued)

Symbol	Pin No.	Туре	Name and Function
DEN	26	0	<b>DATA ENABLE:</b> provided as an output enable for the transceiver in a minimum system which uses the transceiver. $\overline{DEN}$ is active LOW during each memory and I/O access and for INTA cycles. For a read or $\overline{INTA}$ cycle it is active from the middle of $T_2$ until the middle of $T_4$ , while for a write cycle it is active from the beginning of $T_2$ until the middle of $T_4$ . $\overline{DEN}$ floats to 3-state OFF(1) in local bus "hold acknowledge."
HOLD, HLDA	31, 30	1/0	HOLD: indicates that another master is requesting a local bus "hold." To be acknowledged, HOLD must be active HIGH. The processor receiving the "hold" request will issue HLDA (HIGH) as an acknowledgement in the middle of a T <sub>4</sub> or T <sub>i</sub> clock cycle. Simultaneous with the issuance of HLDA the processor will float the local bus and control lines. After HOLD is detected as being LOW, the processor will LOWer the HLDA, and when the processor needs to run another cycle, it will again drive the local bus and control lines. The same rules as for RQ/GT apply regarding when the local bus will be released. HOLD is not an asynchronous input. External synchronization should be provided if the system cannot otherwise guarantee the setup time.

#### NOTE:

1. See the section on Bus Hold Circuitry.

#### **FUNCTIONAL DESCRIPTION**

#### STATIC OPERATION

All 80C86A circuitry is of static design. Internal registers, counters and latches are static and require no refresh as with dynamic circuit design. This eliminates the minimum operating frequency restriction placed on other microprocessors. The CMOS 80C86A can operate from DC to the appropriate upper frequency limit. The processor clock may be stopped in either state (high/low) and held there indefinitely. This type of operation is especially useful for system debug or power critical applications.

The 80C86A can be single stepped using only the CPU clock. This state can be maintained as long as is necessary. Single step clock operation allows simple interface circuitry to provide critical information for bringing up your system.

Static design also allows very low frequency operation. In a power critical situation, this can provide extremely low power operation since 80C86A power dissipation is directly related to operating frequency. As the system frequency is reduced, so is the operating power until, ultimately, at a DC input frequency, the 80C86A power requirement is the standby current.

#### INTERNAL ARCHITECTURE

The internal functions of the 80C86A processor are partitioned logically into two processing units. The first is the Bus Interface Unit (BIU) and the second is the Execution Unit (EU) as shown in the block diagram of Figure 1.

These units can interact directly but for the most part perform as separate asynchronous operational processors. The bus interface unit provides the functions related to instruction fetching and queuing, operand fetch and store, and address relocation. This unit also provides the basic bus control. The overlap of instruction pre-fetching provided by this unit serves to increase processor performance through improved bus bandwidth utilization. Up to 6 bytes of the instruction stream can be queued while waiting for decoding and execution.

The instruction stream queuing mechanism allows the BIU to keep the memory utilized very efficiently. Whenever there is space for at least 2 bytes in the queue, the BIU will attempt a word fetch memory cycle. This greatly reduces "dead time" on the memory bus. The queue acts as a First-In-First Out (FIFO) buffer, from which the EU extracts instruction bytes as required. If the queue is empty (following a branch instruction, for example), the first byte into the queue immediately becomes available to the EU.



Memory Reference Need	Segment Register Used	Segment Selection Rule
Instructions	CODE (CS)	Automatic with all instruction prefetch.
Stack	STACK (SS)	All stack pushes and pops. Memory references relative to BP base register except data references.
Local Data	DATA (DS)	Data references when: relative to stack, destination of string operation, or explicitly overridden.
External (Global) Data	EXTRA (ES)	Destination of string operations: Explicitly selected using a segment override.

The execution units receives pre-fetched instructions from the BIU queue and provides un-relocated operand addresses to the BIU. Memory operands are passed through the BIU for processing by the EU, which passes results to the BIU for storage. See the Instruction Set description for further register set and architectural descriptions.

#### **MEMORY ORGANIZATION**

The processor provides a 20-bit address to memory which locates the byte being referenced. The memory is organized as a linear array of up to 1 million bytes, addressed as 00000(H) to FFFF(H). The memory is logically divided into code, data, extra data, and stack segments of up to 64k bytes each, with each segment falling on 16-byte boundaries. (See Figure 3a.)




Figure 3a. Memory Organization

All memory references are made relative to base addresses contained in high speed segment registers. The segment types were chosen based on the addressing needs of programs. The segment register to be selected is automatically chosen according to the rules of the following table. All information in one segment type share the same logical attributes (e.g. code or data). By structuring memory into relocatable areas of similar characteristics and by automatically selecting segment registers, programs are shorter, faster, and more structured.

Word (16-bit) operands can be located on even or odd address boundaries and are thus not constrained to even boundaries as is the case in many 16-bit computers. For address and data operands, the least significant byte of the word is stored in the lower valued address location and the most significant byte in the next higher address location. The BIU automatically performs the proper number of memory accesses, one if the word operand is on an even byte boundary and two if it is on an odd byte boundary. Except for the performance penalty, this double access is transparent to the software. This performance penalty does not occur for instruction fetches, only word operands.

Physically, the memory is organized as a high bank  $(D_{15}-D_8)$  and a low bank  $(D_7-D_0)$  of 512k 8-bit bytes addressed in parallel by the processor's address lines.

 $A_{19}$ – $A_1$ . Byte data with even addresses is transferred on the  $D_7$ - $D_0$  bus lines while odd addressed byte data ( $A_0$  HIGH) is transferred on the  $D_{15}$ – $D_0$  bus lines. The processor provides two enable signals,  $\overline{BHE}$  and  $A_0$ , to selectively allow reading from or writing into either an odd byte location, even byte location, or both. The instruction stream is fetched from memory as words and is addressed internally by the processor to the byte level as necessary.

In referencing word data the BIU requires one or two memory cycles depending on whether or not the starting byte of the word is on an even or odd address, respectively. Consequently, in referencing



word operands performance can be optimized by locating data on even address boundaries. This is an especially useful technique for using the stack, since odd address references to the stack may adversely affect the context switching time for interrupt processing or task multiplexing.

Certain locations in memory are reserved for specific CPU operations (see Figure 3b.) Locations from address FFFF0H through FFFFH are reserved for operations including a jump to the initial program loading routine. Following RESET, the CPU will always begin execution at location FFF0H where the jump must be. Locations 00000H through 003FFH are reserved for interrupt operations. Each of the 256 possible interrupt types has its service routine pointed to by a 4-byte pointer element consisting of a 16-bit segment address and a 16-bit offset address. The pointer elements are assumed to have been stored at the respective places in reserved memory prior to occurrence of interrupts.




Figure 3b. Reserved Memory Locations

#### MINIMUM AND MAXIMUM MODES

The requirements for supporting minimum and maximum 80C86A systems are sufficiently different that

they cannot be done efficiently with 40 uniquely defined pins. Consequently, the 80C86A is equipped with a strap pin (MN/ $\overline{\rm MX}$ ) which defines the system configuration. The definition of a certain subset of the pins changes dependent on the condition of the strap pin. When MN/ $\overline{\rm MX}$  pin is strapped to GND, the 80C86A treats pins 24 through 31 in maximum mode. An 82C88 bus controller interprets status information coded into  $\overline{\rm S}_0,\,\overline{\rm S}_1,\,\overline{\rm S}_2$  to generate bus timing and control signals compatible with the MULTIBUS architecture. When the MN/ $\overline{\rm MX}$  pin is strapped to VCC, the 80C86A generates bus control signals tiself on pins 24 through 31, as shown in parentheses in Figure 2. Examples of minimum mode and maximum mode systems are shown in Figure 4.

#### **BUS OPERATION**

The 80C86A has a combined address and data bus commonly referred to as a time multiplexed bus. This technique provides the most efficient use of pins on the processor. This "local bus" can be buffered directly and used throughout the system with address latching provided on memory and I/O modules. In addition, the bus can also be demultiplexed at the processor with a single set of address latches if a standard non-multiplexed bus is desired for the system.

Each processor bus cycle consists of at least four CLK cycles. These are referred to as  $T_1$ ,  $T_2$ ,  $T_3$  and  $T_4$  (see Figure 5). The address is emitted from the processor during  $T_1$  and data transfer occurs on the bus during  $T_3$  and  $T_4$ .  $T_2$  is used primarily for changing the direction of the bus during read operations. In the event that a "NOT READY" indication is given by the addressed device, "Wait" states ( $T_W$ ) are inserted between  $T_3$  and  $T_4$ . Each inserted "Wait" state is of the same duration as a CLK cycle. Periods can occur between 80C86A bus cycles. These are referred to as "Idle" states ( $T_i$ ) or inactive CLK cycles. The processor uses these cycles for internal housekeeping.

During  $T_1$  of any bus cycle the ALE (Address Latch Enable) signal is emitted (by either the processor or the 82C88 bus controller, depending on the MN/ $\overline{\text{MX}}$  strap). At the trailing edge of this pulse, a valid address and certain status information for the cycle may be latched.






Figure 4a. Minimum Mode iAPX 80C86A Typical Configuration




Figure 4b. Maximum Mode 80C86A Typical Configuration






Figure 5. Basic System Timing

Status bits  $\overline{S}_0$ ,  $\overline{S}_1$ , and  $\overline{S}_2$  are used, in maximum mode, by the bus controller to identify the type of bus transaction according to the following table:

$\overline{S}_2$	Ī5₁	Ī5₀	Characteristics
0 (LOW)	0	0	Interrupt Acknowledge
0	0	1	Read I/O
0	1	0	Write I/O
0	1	1	Halt
1 (HIGH)	0	0	Instruction Fetch
1	0	1	Read Data from Memory
1	1	. 0	Write Data to Memory
1	1	1	Passive (no bus cycle)

Status bits  ${\rm S}_3$  through  ${\rm S}_7$  are multiplexed with high-order address bits and the  $\overline{\rm BHE}$  signal, and are

therefore valid during  $T_2$  through  $T_4$ .  $S_3$  and  $S_4$  indicate which segment register (see Instruction Set description) was used for this bus cycle in forming the address, according to the following table:

S <sub>4</sub>	S <sub>3</sub>	Characteristics	
0 (LOW)	0	Alternate Data (extra segment)	
0	1	Stack	
1 (HIGH)	0	Code or None	
1	1	Data	

 $S_5$  is a reflection of the PSW interrupt enable bit.  $S_6\!=\!0$  and  $S_7$  is a spare status pin.



#### I/O ADDRESSING

In the 80C86A, I/O operations can address up to a maximum of 64k I/O byte registers or 32k I/O word registers. The I/O address appears in the same format as the memory address on bus lines  $A_{15}$ - $A_{0}$ . The address lines  $A_{19}$ - $A_{16}$  are zero in I/O operations. The variable I/O instructions which use register DX as a pointer have full address capability while the direct I/O instructions directly address one or two of the 256 I/O byte locations in page 0 of the I/O address space.

I/O ports are addressed in the same manner as memory locations. Even addressed bytes are transferred on the  $D_7-D_0$  bus lines and odd addressed bytes on  $D_{15}-D_8$ . Care must be taken to assure that each register within an 8-bit peripheral located on the lower portion of the bus be addressed as even.

#### **EXTERNAL INTERFACE**

#### PROCESSOR RESET AND INITIALIZATION

Processor initialization or start up is accomplished with activation (HIGH) of the RESET pin. The 80C86A RESET is required to be HIGH for four or more CLK cycles. The 80C86A will terminate operations on the high-going edge of RESET and will remain dormant as long as RESET is HIGH. The low-going transition of RESET triggers an internal reset sequence for approximately 7 CLK cycles. After this interval the 80C86A operates normally beginning with the instruction in absolute location FFFOH (see Figure 3b). The details of this operation are specified in the Instruction Set description of the MCS®-86 Family User's Manual. The RESET input is internally synchronized to the processor clock. At




Figure 6a. Bus hold circuitry pin 2-16, 34-39.

initialization the HIGH-to-LOW transition of RESET must occur no sooner than 50 µs after power-up, to allow complete initialization of the 80C86A.

NMI asserted prior to the 2nd clock after the end of RESET will not be honored. If NMI is asserted after that point and during the internal reset sequence, the processor may execute one instruction before responding to the interrupt. A hold request active immediately after RESET will be honored before the first instruction fetch.

All 3-state outputs float to 3-state OFF<sup>(1)</sup> during RE-SET. Status is active in the idle state for the first clock after RESET becomes active and then floats to 3-state OFF<sup>(1)</sup>. ALE and HLDA are driven low.

#### NOTE:

1. See the section on Bus Hold Circuitry.

#### **BUS HOLD CIRCUITRY**

To avoid high current conditions caused by floating inputs to CMOS devices and eliminate the need for pull-up/down resistors, "bus-hold" circuitry has been used on the 80C86A pins 2-16, 26-32, and 34-39 (Figures 6a, 6b). These circuits will maintain the last valid logic state if no driving source is present (i.e. an unconnected pin or a driving source which goes to a high impedance state). To overdrive the "bus hold" circuits, an external driver must be capable of supplying 350 µA minimum sink or source current at valid input voltage levels. Since this "bus hold" circuitry is active and not a "resistive" type element, the associated power supply current is negligible and power dissipation is significantly reduced when compared to the use of passive pull-up resistors.




Figure 6b. Bus hold circuitry pin 26-32.



#### INTERRUPT OPERATIONS

Interrupt operations fall into two classes; software or hardware initiated. The software initiated interrupts and software aspects of hardware interrupts are specified in the Instruction Set description. Hardware interrupts can be classified as non-maskable or maskable.

Interrupts result in a transfer of control to a new program location. A 256-element table containing address pointers to the interrupt service program locations resides in absolute locations 0 through 3FFH (see Figure 3b), which are reserved for this purpose. Each element in the table is 4 bytes in size and corresponds to an interrupt "type". An interrupting device supplies an 8-bit type number, during the interrupt acknowledge sequence, which is used to "vector" through the appropriate element to the new interrupt service program location.

#### NON-MASKABLE INTERRUPT (NMI)

The processor provides a single non-maskable interrupt pin (NMI) which has higher priority than the maskable interrupt request pin (INTR). A typical use would be to activate a power failure routine. The NMI is edge-triggered on a LOW-to-HIGH transition. The activation of this pin causes a type 2 interrupt. (See Instruction Set description.) NMI is required to have a duration in the HIGH state of greater than two CLK cycles, but is not required to be synchronized to the clock. Any high-going transition of NMI is latched on-chip and will be serviced at the end of the current instruction or between whole moves of a block-type instruction. Worst case response to NMI would be for multiply, divide and variable shift instructions. There is no specification on the occurrence of the low-going edge; it may occur before. during, or after the servicing of NMI. Another highgoing edge triggers another response if it occurs after the start of the NMI procedure. The signal must be free of logical spikes in general and be free of bounces on the low-going edge to avoid triggering extraneous responses.

#### MASKABLE INTERRUPT (INTR)

The 80C86A provides a single interrupt request input (INTR) which can be masked internally by software

with the resetting of the interrupt enable FLAG status bit. The interrupt request signal is level triggered. It is internally synchronized during each clock cycle on the high-going edge of CLK. To be responded to. INTR must be present (HIGH) during the clock period preceding the end of the current instruction or the end of a whole move for a blocktype instruction. During the interrupt response sequence further interrupts are disabled. The enable bit is reset as part of the response to any interrupt (INTR, NMI, software interrupt or single-step), although the FLAGS register which is automatically pushed onto the stack reflects the state of the processor prior to the interrupt. Until the old FLAGS register is restored the enable bit will be zero unless specifically set by an instruction.

During the response sequence (Figure 7) the processor executes two successive (back-to-back) interrupt acknowledge cycles. The 80C86A emits the LOCK signal from T2 of the first bus cycle until T2 of the second. A local bus "hold" request will not be honored until the end of the second bus cycle. In the second bus cycle a byte is fetched from the external interrupt system (e.g., 82C59 PIC) which identifies the source (type) of the interrupt. This byte is multiplied by four and used as a pointer into the interrupt vector lookup table. An INTR signal left HIGH will be continually responded to within the limitations of the enable bit and sample period. The INTERRUPT RE-TURN instruction includes a FLAGS pop which returns the status of the original interrupt enable bit when it restores the FLAGS.

#### **HALT**

When a software "HALT" instruction is executed the processor indicates that it is entering the "HALT" state in one of two ways depending upon which mode is strapped. In minimum mode, the processor issues one ALE with no qualifying bus control signals. In Maximum Mode, the processor issues appropriate HALT status on  $\overline{S}_2$ ,  $\overline{S}_1$  and  $\overline{S}_0$  and the 82C88 bus controller issues one ALE. The 80C86A will not leave the "HALT" state when a local bus "hold" is entered while in "HALT". In this case, the processor reissues the HALT indicator. An interrupt request or RESET will force the 80C86A out of the "HALT" state.






Figure 7. Interrupt Acknowledge Sequence

# READ/MODIFY/WRITE (SEMAPHORE) OPERATIONS VIA LOCK

The LOCK status information is provided by the processor when directly consecutive bus cycles are required during the execution of an instruction. This provides the processor with the capability of performing read/modify/write operations on memory (via the Exchange Register With Memory instruction, for example) without the possibility of another system bus master receiving intervening memory cycles. This is useful in mutliprocessor system configurations to accomplish "test and set lock" operations. The LOCK signal is activated (forced LOW) in the clock cycle following the one in which the software "LOCK" prefix instruction is decoded by the EU. It is deactivated at the end of the last bus cycle of the instruction following the "LOCK" prefix instruction. While LOCK is active a request on a RQ/GT pin will be recorded and then honored at the end of the LOCK.

#### **EXTERNAL SYNCHRONIZATION VIA TEST**

As an alternative to the interrupts and general I/O capabilities, the 80C86A provides a single software-testable input known as the TEST signal. At any time the program may execute a WAIT instruction. If at that time the TEST signal is inactive (HIGH), pro-

gram execution becomes suspended while the processor waits for TEST to become active. It must remain active for at least 5 CLK cycles. The WAIT instruction is re-executed repeatedly until that time. This activity does not consume bus cycles. The processor remains in an idle state while waiting. All 80C86A drivers go to 3-state OFF if bus "Hold" is entered. If interrupts are enabled, they may occur while the processor is waiting. When this occurs the processor fetches the WAIT instruction one extra time, processes the interrupt, and then re-fetches and re-executes the WAIT instruction upon returning from the interrupt.

#### BASIC SYSTEM TIMING

Typical system configurations for the processor operating in minimum mode and in maximum mode are shown in Figures 4a and 4b, respectively. In minimum mode, the MN/ $\overline{\rm MX}$  pin is strapped to V<sub>CC</sub> and the processor emits bus control signals in a manner similar to the 8085. In maximum mode, the MN/ $\overline{\rm MX}$  pin is strapped to V<sub>SS</sub> and the processor emits coded status information which the 82C88 bus controller uses to generate MULTIBUS compatible bus control signals. Figure 5 illustrates the signal timing relationships.






Figure 8. 80C86A Register Model

#### SYSTEM TIMING-MINIMUM SYSTEM

The read cycle begins in T<sub>1</sub> with the assertion of the Address Latch Enable (ALE) signal. The trailing (lowgoing) edge of this signal is used to latch the address information, which is valid on the local bus at this time, into a latch. The BHE and Ao signals address the low, high, or both bytes. From T1 to T4 the M/IO signal indicates a memory or I/O operation. At T2 the address is removed from the local bus and the bus goes to a high impedance state. The read control signal is also asserted at T2. The read (RD) signal causes the addressed device to enable its data bus drivers to the local bus. Some time later valid data will be available on the bus and the addressed device will drive the READY line HIGH. When the processor returns the read signal to a HIGH level, the addressed device will again 3-state its bus drivers. If a transceiver is required to buffer the 80C86A local bus, signals DT/R and DEN are provided by the 80C86A.

A write cycle also begins with the assertion of ALE and the emission of the address. The  $M/\overline{IO}$  signal is again asserted to indicate a memory or I/O write operation. In the  $T_2$  immediately following the address emission the processor emits the data to be written into the addressed location. This data remains valid until the middle of  $T_4$ . During  $T_2$ ,  $T_3$ , and  $T_W$  the processor asserts the write control signal. The write  $(\overline{WR})$  signal becomes active at the beginning of  $T_2$  as opposed to the read which is delayed somewhat into  $T_2$  to provide time for the bus to float.

The  $\overline{BHE}$  and  $A_0$  signals are used to select the proper byte(s) of the memory/IO word to be read or written according to the following table:

BHE	A0	Characteristics
0	0	Whole word
0	1	Upper byte from/ to odd address
1	0	Lower byte from/ to even address
1	1	None

I/O ports are addressed in the same manner as memory location. Even addressed bytes are transferred on the  $D_7$ – $D_0$  bus lines and odd addressed bytes on  $D_{15}$ – $D_8$ .

The basic difference between the interrupt acknowledge cycle and a read cycle is that the interrupt acknowledge signal ( $\overline{\text{INTA}}$ ) is asserted in place of the read ( $\overline{\text{RD}}$ ) signal and the address bus is floated. (See Figure 7.) In the second of two successive INTA cycles, a byte of information is read from bus lines  $D_7-D_0$  as supplied by the interrupt system logic (i.e., 82C59A Priority Interrupt Controller). This byte identifies the source (type) of the interrupt. It is multiplied by four and used as a pointer into an interrupt vector lookup table, as described earlier.

#### **BUS TIMING—MEDIUM SIZE SYSTEMS**

For medium size systems the MN/MX pin is connected to VSS and the 82C88 Bus Controller is added to the system as well as a latch for latching the system address, and a transceiver to allow for bus loading greater than the 80C86A is capable of handling. Signals ALE, DEN, and DT/R are generated by the 82C88 instead of the processor in this configuration although their timing remains relatively the same. The 80C86A status outputs ( $\overline{S}_2$ ,  $\overline{S}_1$ , and  $\overline{S}_0$ ) provide type-of-cycle information and become 82C88 inputs. This bus cycle information specifies read (code, data, or I/O), write (data or I/O), interrupt acknowledge, or software halt. The 82C88 thus issues control signals specifying memory read or write, I/O read or write, or interrupt acknowledge. The 82C88 provides two types of write strobes, normal and advanced, to be applied as required. The normal write strobes have data valid at the leading edge of write. The advanced write strobes have the same timing as read strobes, and hence data isn't valid at the leading edge of write. The transceiver receives the usual T and OE inputs from the 82C88 DT/R and DEN.

The pointer into the interrupt vector table, which is passed during the second INTA cycle, can dérive from an 82C59A located on either the local bus or the system bus. If the master 82C59A Priority Interrupt Controller is positioned on the local bus, a TTL gate is required to disable the transceiver when reading from the master 82C59A during the interrupt acknowledge sequence and software "pol!".



#### **ABSOLUTE MAXIMUM RATINGS\***

Supply Voltage
(With respect to ground) – 0.5 to 7.0V
Input Voltage Applied
(w.r.t. ground) 0.5 to V <sub>CC</sub> + 0.5V
Output Voltage Applied
(w.r.t. ground) $\dots -0.5$ to $V_{CC} + 0.5V$
Power Dissipation1.0W
Storage Temperature 65°C to 150°C
Ambient Temperature Under Bias 0°C to 70°C

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### **D.C. CHARACTERISTICS**

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$ 

Symbol	Parameter	80C86	A-2	Units	Test Conditions
Зупівої	rai ailletei	Min	Max	Office	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5	+0.8	٧	
VIH	Input High Voltage (All inputs except clock)	2.0		٧	
V <sub>CH</sub>	Clock Input High Voltage	V <sub>CC</sub> -0.8		٧	
V <sub>OL</sub>	Output Low Voltage		0.45	٧	I <sub>OL</sub> = 2.5 mA
V <sub>OH</sub>	Output High Voltage	3.0 V <sub>CC</sub> -0.4		٧	l <sub>OH</sub> = -2.5 mA l <sub>OH</sub> = -100 μA
lcc	Power Supply Current		10 mA	/MHz	$V_{IL} = GND, V_{IH} = V_{CO}$
Iccs	Standby Supply Current		500	μΑ	V <sub>IN</sub> = V <sub>CC</sub> or GND Outputs Unloaded CLK = GND or V <sub>CC</sub>
l <sub>Li</sub>	Input Leakage Current		±1.0	μΑ	$0V \le V_{IN} \le V_{CC}$
BHL	Input Leakage Current (Bus Hold Low)	50	400	μΑ	V <sub>IN</sub> = 0.8V (Note 4)
Івнн	Input Leakage Current (Bus Hold High)	-50	-400	μΑ	V <sub>IN</sub> = 3.0V (Note 5)
IBHLO	Bus Hold Low Overdrive		600	μА	(Note 2)
Івнно	Bus Hold High Overdrive		-600	μΑ	(Note 3)
ILO	Output Leakage Current		± 10	μΑ	$V_{OUT} = GND \text{ or } V_{CC}$
C <sub>IN</sub>	Capacitance of Input Buffer (All inputs except AD <sub>0</sub> -AD <sub>15</sub> , RQ/GT)		5	pF	(Note 1)
C <sub>IO</sub>	Capacitance of I/O Buffer (AD <sub>0</sub> -AD <sub>15</sub> , RQ/GT)		20	pF	(Note 1)
C <sub>OUT</sub>	Output Capacitance		15	pF	(Note 1)

#### NOTES:

- 1. Characterization conditions are a) Frequency = 1 MHz; b) Unmeasured pins at GND; c) V<sub>IN</sub> at +5.0V or GND.
- 2. An external driver must source at least IBHLO to switch this node from LOW to HIGH.
- 3. An external driver must sink at least I<sub>BHHO</sub> to switch this node from HIGH to LOW.
- 4. Test Condition is to lower V<sub>IN</sub> to GND and then raise V<sub>IN</sub> to 0.8V on pins 2-16 & 34-39.
- 5. Test Condition is to raise V<sub>IN</sub> to V<sub>CC</sub> and then lower V<sub>IN</sub> to 3.0V on pins 2-16, 26-32 & 34-39.



# **A.C. CHARACTERISTICS**

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$ 

# MINIMUM COMPLEXITY SYSTEM TIMING REQUIREMENTS

Symbol	Parameter	80C86A-2		Units	Test
	i didiliotoi	Min	Max	Oints	Conditions
TCLCL	CLK Cycle Period	125	D.C.	ns	
TCLCH	CLK Low Time	68		ns	]
TCHCL	CLK High Time	44		ns	1
TCH1CH2	CLK Rise Time		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	20		ns	
TCLDX	Data in Hold Time	10		ns	]
TR1VCL	RDY Setup Time into 82C84A (Notes 1, 2)	35		ns	
TCLR1X	RDY Hold Time into 82C84A (Notes 1, 2)	0		ns	
TRYHCH	READY Setup Time into 80C86A	68		ns	
TCHRYX	READY Hold Time into 80C86A	20		ns	
TRYLCL	READY Inactive to CLK (Note 3)	-8		ns	
THVCH	HOLD Setup Time	20		ns	
TINVCH	INTR, NMI, TEST Setup Time (Note 2)	15		ns	
TILIH	Input Rise Time (Except CLK)		15	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK)		15	ns	From 2.0V to 0.8V



# A.C. CHARACTERISTICS (Continued)

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = 5V \pm 5\%)$ 

#### **Timing Responses**


Symbol	Parameter	80C86A-	2	Units	Test Conditions
Symbol	T di dilliotoi	Min	Max	Oints	
TCLAV	Address Valid Delay	10	60	ns	
TCLAX	Address Hold Time	10		ns	
TCLAZ	Address Float Delay	TCLAX	50	ns	
TLHLL	ALE Width	TCLCH-10		ns	
TCLLH	ALE Active Delay		50	ns	
TCHLL	ALE Inactive Delay		55	ns	
TLLAX	Address Hold Time to ALE Inactive	TCHCL-10		ns	
TCLDV	Data Valid Delay	10	60	ns	
TCHDX	Data Hold Time	10		ns	
TWHDX	Data Hold Time After WR	TCLCH-30		ns	
TCVCTV	Control Active Delay 1	10	70	ns	
TCHCTV	Control Active Delay 2	10	60	ns	
TCVCTX	Control Inactive Delay	10	70	ns	
TAZRL	Address Float to READ Active	0		ns	
TCLRL	RD Active Delay	10	100	ns	
TCLRH	RD Inactive Delay	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-40		ns	
TCLHAV	HLDA Valid Delay	10	100	ns	
TRLRH	RD Width	2TCLCL-50		ns	
TWLWH	WR Width	2TCLCL - 40		ns	
TAVAL	Address Valid to ALE Low	TCLCH-40		ns	
TOLOH	Output Rise Time		15	ns	From 0.8V to 2.0V
TOHOL	Output Fall Time		15	ns	From 2.0V to 0.8V

#### NOTES


- 1. Signal at 82C84A shown for reference only. See 82C84A data sheet for the most recent specifications.
- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T2 state. (8 ns into T3).



#### A.C. TESTING INPUT, OUTPUT WAVEFORM




### A.C. TESTING LOAD CIRCUIT




#### **WAVEFORMS**

#### MINIMUM MODE







#### NOTES:

- 1. All output timing measurements are made at 1.5V unless otherwise noted.
- 2. RDY is sampled near the end of T<sub>2</sub>, T<sub>3</sub>, T<sub>W</sub> to determine if T<sub>W</sub> machines states are to be inserted.

  3. Two INTA cycles run back-to-back. The 80C86A local ADDR/DATA BUS is floating during both INTA cycles. Control signals shown for second INTA cycle.
- 4. Signals at 82C84A are shown for reference only.



# A.C. CHARACTERISTICS

# MAX MODE SYSTEM (USING 82C88 BUS CONTROLLER) TIMING REQUIREMENTS

Symbol	Parameter	80C86A-2		Units	Test
		Min	Max	Onits	Conditions
TCLCL	CLK Cycle Period	125	D.C.	ns	
TCLCH	CLK Low Time	68		ns	
TCHCL	CLK High Time	44		ns	
TCH1CH2	CLK Rise Time		10	ns	From 1.0V to 3.5V
TCL2CL1	CLK Fall Time		10	ns	From 3.5V to 1.0V
TDVCL	Data in Setup Time	20		ns	
TCLDX	Data in Hold Time	10		ns	
TR1VCL	RDY Setup Time into 82C84A (Notes 1, 2)	35		ns	
TCLR1X	RDY Hold Time into 82C84A (Notes 1, 2)	0		ns	
TRYHCH	READY Setup Time into 80C86A	68		ns	
TCHRYX	READY Hold Time into 80C86A	20		ns	
TRYLCL	READY Inactive to CLK (Note 4)	-8		ns	
TINVCH	Setup Time for Recognition (INTR, NMI, TEST) (Note 2)	15		ns	
TGVCH	RQ/GT Setup Time	15		ns	
TCHGX	RQ Hold Time into 80C86A	30		ns	
TILIH	Input Rise Time (Except CLK) (Note 5)		15	ns	From 0.8V to 2.0V
TIHIL	Input Fall Time (Except CLK) (Note 5)		15	ns	From 2.0V to 0.8V



# A.C. CHARACTERISTICS (Continued)

#### **TIMING RESPONSES**


Symbol	Parameter	80C86A-	2	Units	Test
Oy.IIIDOI		Min	Max		Conditions
TCLML	Command Active Delay (Note 1)	5	35	ns	
TCLMH	Command Inactive Delay (Note 1)	5	35	ns	
TRYHSH	READY Active to Status Passive (Note 3)		65	ns	
TCHSV	Status Active Delay	10	60	ns	
TCLSH	Status Inactive Delay	10	70	ns	
TCLAV	Address Valid Delay	10	60	ns	
TCLAX	Address Hold Tîme	10		ns	
TCLAZ	Address Float Delay	TCLAX	50	ns	
TSVLH	Status Valid to ALE High (Note 1)		20	ns	
TSVMCH	Status Valid to MCE High (Note 1)		30	ns	15
TCLLH	CLK Low to ALE Valid (Note 1)		20	ns	
TCLMCH	CLK Low to MCE High (Note 1)		25	ns	
TCHLL	ALE Inactive Delay (Note 1)	4	18	ns	
TCLDV	Data Valid Delay	10	60	ns	
TCHDX	Data Hold Time	10		ns	
TCVNV	Control Active Delay (Note 1)	5	45	ns	
TCVNX	Control Inactive Delay (Note 1)	10	45	ns	
TAZRL	Address Float to Read Active	0		ns	
TCLRL	RD Active Delay	10	100	ns	
TCLRH	RD Inactive Delay	10	80	ns	
TRHAV	RD Inactive to Next Address Active	TCLCL-40		ns	
TCHDTL	Direction Control Active Delay (Note 1)		50	ns	
TCHDTH	Direction Control Inactive Delay (Note 1)		30	ns	
TCLGL	GT Active Delay	0	50	ns	
TCLGH	GT Inactive Delay	0	50	ns	
TRLRH	RD Width	2TCLCL-50		ns	
TOLOH	Output Rise Time		15	ns	From 0.8V to 2.0
TOHOL	Output Fall Time		15	ns	From 2.0V to 0.8

#### NOTES


- 1. Signal at 82C84A or 82C88 shown for reference only. See 82C84A and 82C88 for the most recent specifications.
- 2. Setup requirement for asynchronous signal only to guarantee recognition at next CLK.
- 3. Applies only to T3 and wait states.
- 4. Applies only to T2 state (8 ns into T3).
- 5. These parameters are characterized and not 100% tested.



#### A.C. TESTING INPUT, OUTPUT WAVEFORM




#### A.C. TESTING LOAD CIRCUIT




#### **WAVEFORMS**

#### MAXIMUM MODE





#### MAXIMUM MODE (Continued)




#### NOTES


- 1. All timing measurements are made at 1.5V unless otherwise noted.
- 2. RDY is sampled near the end of T2, T3, TW to determine if TW machines states are to be inserted.
- 3. Cascade address is valid between first and second INTA cycle.
- 4. Two INTA cycles run back-to-back. The 80C86A local ADDR/DATA BUS is floating during both INTA cycles. Control for pointer address is shown for second INTA cycle.
- 5. Signals at 82C84A or 82C88 are shown for reference only.
- 6. The issuance of the 82C88 command and control signals (MRDC, MWTC, AMWC, IORC, IOWC, AIOWC, INTA and DEN) lags the active high 82C88 CEN.
- 7. Status inactive in state just prior to T<sub>4</sub>.



#### **ASYNCHRONOUS SIGNAL RECOGNITION**




# BUS LOCK SIGNAL TIMING (MAXIMUM MODE ONLY) ANY CLK CYCLE TCLAV LOCK TCLAV




#### REQUEST/GRANT SEQUENCE TIMING (MAXIMUM MODE ONLY)

240029-21





#### HOLD/HOLD ACKNOWLEDGE TIMING (MINIMUM MODE ONLY)



**Table 2. Instruction Set Summary** 

Mnemonic and Description	Instruction Code				
DATA TRANSFER	-1				
MOV = Move:	76543210	76543210	76543210	76543210	
Register/Memory to/from Register**	100010dw	mod reg r/m			
Immediate to Register/Memory	1100011w	mod 0 0 0 r/m	data	data if w = 1	
Immediate to Register	1 0 1 1 w reg	data	data if w = 1		
Memory to Accumulator	1010000w	addr-low	addr-high		
Accumulator to Memory	1010001w	addr-iow	addr-high		
Register/Memory to Segment Register**	10001110	mod 0 reg r/m			
Segment Register to Register/Memory	10001100	mod 0 reg r/m			
PUSH = Push:					
Register/Memory	11111111	mod 1 1 0 r/m			
Register	0 1 0 1 0 reg	]			
Segment Register	000 reg 1 1 0				
POP = Pop:					
Register/Memory	10001111	mod 0 0 0 r/m			
Register	0 1 0 1 1 reg	]			
Segment Register	000 reg 1 1 1	)			
XCHG = Exchange:					
Register/Memory with Register	1000011w	mod reg r/m			
Register with Accumulator	1 0 0 1 0 reg	]			
IN = Input from:					
Fixed Port	1110010w	port			
Variable Port	1110110w	]			
OUT = Output to:					
Fixed Port	1110011w	port			
Variable Port	1110111w	]			
XLAT = Translate Byte to AL	11010111	]			
LEA = Load EA to Register	10001101	mod reg r/m			
LDS = Load Pointer to DS	11000101	mod reg r/m			
LES = Load Pointer to ES	11000100	mod reg r/m			
LAHF = Load AH with Flags	10011111	]			
SAHF = Store AH into Flags	10011110	]			
PUSHF = Push Flags	10011100	]			
POPF = Pop Flags	10011101	]			



# Table 2. Instruction Set Summary (Continued)

Mnemonic and Description	Instruction Code				
ARITHMETIC ADD = Add:	76543210	76543210	76543210	76543210	
Reg./Memory with Register to Either	000000dw	mod reg r/m			
Immediate to Register/Memory	100000sw	mod 0 0 0 r/m	data	data if s w = 01	
Immediate to Accumulator	0000010w ·	data	data if w = 1	Ì	
ADC = Add with Carry:				•	
Reg./Memory with Register to Either	000100dw	mod reg r/m			
Immediate to Register/Memory	100000sw	mod 0 1 0 r/m	data	data if s w = 01	
Immediate to Accumulator	0001010w	data	data if w = 1	]	
INC = Increment:				•	
Register/Memory	1111111W	mod 0 0 0 r/m			
Register	01000reg				
AAA = ASCII Adjust for Add	00110111	<b>.</b>			
DAA = Decimal Adjust for Add	00100111				
SUB = Subtract:		1			
Reg./Memory and Register to Either	001010dw	mod reg r/m			
Immediate from Register/Memory	100000sw	mod 1 Ö 1 r/m	data	data if s w = 01	
Immediate from Accumulator	0010110w	data	data if w = 1	1	
SBB = Subtract with Borrow				•	
Reg./Memory and Register to Either	000110dw	mod reg r/m			
Immediate from Register/Memory	100000sw	mod 0 1 1 r/m	data	data if s w = 01	
Immediate from Accumulator	0001110w	data	data if w = 1		
DEC = Decrement:		· · · · · · · · · · · · · · · · · · ·	<u> </u>	-	
Register/Memory	1111111w	mod 0 0 1 r/m			
Register	01001 reg	]			
NEG = Change Sign	1111011w	mod 0 1 1 r/m			
CMP = Compare:					
Register/Memory and Register	001110dw	mod reg r/m			
Immediate with Register/Memory	100000sw	mod 1 1 1 r/m	data	data if s w = 01	
Immediate with Accumulator	0011110w	data	data if w = 1	]	
AAS = ASCII Adjust for Subtract	00111111	]			
DAS = Decimal Adjust for Subtract	00101111	]			
MUL = Multiply (Unsigned)	1111011w	mod 1 0 0 r/m			
IMUL = Integer Multiply (Signed)	1111011w	mod 1 0 1 r/m			
AAM = ASCII Adjust for Multiply	11010100	00001010			
DIV = Divide (Unsigned)	1111011w	mod 1 1 0 r/m			
IDIV = Integer Divide (Signed)	1111011w	mod 1 1 1 r/m			
AAD = ASCII Adjust for Divide	11010101	00001010			
CBW = Convert Byte to Word	10011000	ļ			
CWD = Convert Word to Double Word	10011001	]			



Table 2. Instruction Set Summary (Continued)

Table 2. Instruction Set Summary (Continued)					
Mnemonic and Description	Instruction Code				
LOGIC	76543210	76543210	76543210	76543210	
NOT = invert	1111011w	mod 0 1 0 r/m			
SHL/SAL = Shift Logical/Arithmetic Left	110100vw	mod 1 0 0 r/m			
SHR = Shift Logical Right	110100vw	mod 1 0 1 r/m			
SAR = Shift Arithmetic Right	110100vw	mod 1 1 1 r/m			
ROL = Rotate Left	110100vw	mod 0 0 0 r/m			
ROR = Rotate Right	110100vw	mod 0 0 1 r/m			
RCL = Rotate Through Carry Flag Left	110100vw	mod 0 1 0 r/m			
RCR = Rotate Through Carry Right	110100vw	mod 0 1 1 r/m			
AND = And:					
Reg./Memory and Register to Either	001000dw	mod reg r/m			
Immediate to Register/Memory	1000000w	mod 1 0 0 r/m	data	data if w = 1	
Immediate to Accumulator	0010010w	data	data if w = 1		
TEST = And Function to Flags, No Result:					
Register/Memory and Register	1000010w	mod reg r/m			
Immediate Data and Register/Memory	1111011w	mod 0 0 0 r/m	data	data if w = 1	
Immediate Data and Accumulator	1010100w	data	data if w = 1		
OR = Or:					
Reg./Memory and Register to Either	000010dw	mod reg r/m			
Immediate to Register/Memory	1000000w	mod 0 0 1 r/m	data	data if w = 1	
Immediate to Accumulator	0000110w	data	data if w = 1		
XOR = Exclusive OR:		· · · · · · · · · · · · · · · · · · ·			
Reg./Memory and Register to Either	001100dw	mod reg r/m			
Immediate to Register/Memory	1000000w	mod 1 1 0 r/m	data	data if w = 1	
Immediate to Accumulator	0011010w	data	data if w = 1		
STRING MANIPULATION					
REP = Repeat	1111001z				
MOVS = Move Byte/Word	1010010w				
CMPS = Compare Byte/Word	1010011w				
SCAS = Scan Byte/Word	1010111w				
LODS = Load Byte/Wd to AL/AX	1010110w				
STOS = Stor Byte/Wd from AL/A	1010101w				
CONTROL TRANSFER		•			
CALL = Call:					
Direct Within Segment	11101000	disp-low	disp-high		
Indirect Within Segment	11111111	mod 0 1 0 r/m			
Direct Intersegment	10011010	offset-low	offset-high		
		seg-low	seg-high		
Indirect Intersegment	11111111	mod 0 1 1 r/m '			



# Table 2. Instruction Set Summary (Continued)

Mnemonic and Description		instruc	tion Code
CONTROL TRANSFER (Continued) JMP = Unconditional Jump:	76543210	76543210	76543210
Direct Within Segment	11101001	disp-low	disp-high
Direct Within Segment-Short	11101011	disp	
Indirect Within Segment	11111111	mod 1 0 0 r/m	
Direct Intersegment	11101010	offset-low	offset-high
	[	seg-low	seg-high
Indirect Intersegment	11111111	mod 1 0 1 r/m	
RET = Return from CALL:		_	
Within Segment	11000011		
Within Seg. Adding Immed to SP	11000010	data-low	data-high
Intersegment	11001011		
Intersegment Adding Immediate to SP	11001010	data-low	data-high
JE/JZ = Jump on Equal/Zero	01110100	disp	
JL/JNGE = Jump on Less/Not Greater	01111100	disp	
or Equal  JLE/JNG = Jump on Less or Equal/  Not Greater	01111110	disp	
JB/JNAE = Jump on Below/Not Above or Equal	01110010	disp	
JBE/JNA = Jump on Below or Equal/ Not Above	01110110	disp	
JP/JPE = Jump on Parity/Parity Even	01111010	disp	
JO = Jump on Overflow	01110000	disp	
<b>JS</b> = Jump on Sign	01111000	disp	
JNE/JNZ = Jump on Not Equal/Not Zero	01110101	disp	
JNL/JGE = Jump on Not Less/Greater or Equal	01111101	disp	
JNLE/JG = Jump on Not Less or Equal/ Greater	01111111	disp	
JNB/JAE = Jump on Not Below/Above or Equal	01110011	disp	
JNBE/JA = Jump on Not Below or	01110111	disp	
Equal/Above  JNP/JPO = Jump on Not Par/Par Odd	01111011	disp	
JNO = Jump on Not Overflow	01110001	disp	
JNS = Jump on Not Sign	01111001	disp	
LOOP = Loop CX Times	11100010	disp	
LOOPZ/LOOPE = Loop While Zero/Equal	11100001	disp	,
LOOPNZ/LOOPNE = Loop While Not Zero/Equal	11100000	disp	
JCXZ = Jump on CX Zero	11100011	disp	}
INT = Interrupt			
Type Specified	11001101	type	
Type 3	11001100		
INTO = Interrupt on Overflow	11001110		
IRET = Interrupt Return	11001111	]	



Table 2. instruction Set Summary (Continued)

Mnemonic and Description	Instruction Code		
PROCESSOR CONTROL	76543210	76543210	
CLC = Clear Carry	11111000		
CMC = Complement Carry	11110101		
STC = Set Carry	11111001		
CLD = Clear Direction	11111100		
STD = Set Direction	11111101		
CLI = Clear interrupt	11111010		
STI = Set Interrupt	11111011		
HLT = Hait	11110100		
WAIT = Wait	10011011		
ESC = Escape (to External Device)	11011xxx	mod x x x r/m	
LOCK = Bus Lock Prefix	11110000		

#### NOTES:

- AL = 8-bit accumulator
- AX = 16-bit accumulator
- CX = Count register
- DS = Data segment
- ES = Extra segment
- Above/below refers to unsigned value.
- Greater = more positive:
- Less = less positive (more negative) signed values
- if d = 1 then "to" reg; if d = 0 then "from" reg
- if w = 1 then word instruction; if w = 0 then byte instruction
- if mod = 11 then r/m is treated as a REG field
- if mod = 00 then DISP = 0\*, disp-low and disp-high are absent
- if mod = 01 then DISP = disp-low sign-extended to 16 bits, disp-high is absent
- if mod = 10 then DISP = disp-high: disp-low
- if r/m = 000 then EA = (BX) + (SI) + DISP
- if r/m = 001 then EA = (BX) + (DI) + DISP
- if r/m = 010 then EA = (BP) + (SI) + DISP
- if r/m = 011 then EA = (BP) + (DI) + DISP
- if r/m = 100 then EA = (SI) + DISP
- if r/m = 101 then EA = (DI) + DISP if r/m = 110 then EA = (BP) + DISP\*
- if r/m = 111 then EA = (BX) + DISP
- DISP follows 2nd byte of instruction (before data if required)
- \*except if mod = 00 and r/m = 110 then EA = disp-high: disp-low.
- \*\*MOV CS, REG/MEMORY not allowed.

- if s w = 01 then 16 bits of immediate data form the operand
- if s w = 11 then an immediate data byte is sign extended to form the 16-bit operand
- if v = 0 then "count" = 1; if v = 1 then "count" in (CL) register
- x = don't care
- z is used for string primitives for comparison with ZF FLAG SEGMENT OVERRIDE PREFIX

0 0 1 reg 1 1 0

REG is assigned according to the following table:

16-Bit (w = 1)	8-Bit (w = 0)	Segment
000 AX	000 AL	00 ES
001 CX	001 CL	01 CS
010 DX	010 DL	10 SS
011 BX	011 BL	11 DS
100 SP	100 AH	
101 BP	101 CH	
110 SI	110 DH	
111 DI	111 BH	

Instructions which reference the flag register file as a 16-bit object use the symbol FLAGS to represent the file: FLAGS =

X:X:X:X:(OF):(DF):(IF):(TF):(SF):(ZF):X:(AF):X:(PF):X:(CF)

Mnemonics © Intel, 1978

#### **DATA SHEET REVISION REVIEW**

The following list represents key differences between this and the -001 data sheet. Please review this summary carefully.

 In the Pin Description Table (Table 1), the description of the HLDA signal being issued has been corrected. HLDA will be issued in the middle of either the T<sub>4</sub> or T<sub>i</sub> state.