











TPS22969

SLVSCJ7B - MARCH 2014 - REVISED JULY 2015

TPS22969 5.5-V, 6-A, 4.4-mΩ On-Resistance Load Switch


Features

- Integrated Single Channel Load Switch
- VBIAS Voltage Range: 2.5 V to 5.5 V
- VIN Voltage Range: 0.8 V to 5.5 V
- Ultra Low Ron Resistance
 - R_{ON} = 4.4 m Ω at V_{IN} = 1.05 V (V_{BIAS} = 5 V)
- 6 A Maximum Continuous Switch Current
- Low Quiescent Current
 - (20 µA (Typ) for $V_{BIAS} = 5 \text{ V}$)
- Low Shutdown Current
 - $(1 \mu A (Typ) \text{ for } V_{BIAS} = 5 \text{ V})$
- Low Control Input Threshold Enables Use of 1.2 V or Higher GPIO
- Controlled and Fixed Slew Rate Across V_{BIAS} and
 - t_R = 599 µs at V_{IN} = 1.05 V (V_{BIAS} = 5 V)
- Quick Output Discharge (QOD)
- SON 8-Pin Package with Thermal Pad
- ESD Performance Tested per JESD 22
 - 2-kV Human-Body Model (HBM)
 - 1-kV Charged-Device Model (CDM)

Applications

- Ultrabook™/Notebooks
- Desktop PC
- Industrial PC
- Chromebook
- Servers
- Set-top Boxes
- **Telecom Systems**
- Tablet PC

Driving High Current Core Rails For a Processor



3 Description

The TPS22969 is a small, ultra-low RON, single channel load switch with controlled turn on. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.5 V can support а maximum continuous current of 6 A.

The combination of ultra-low R_{ON} and high current capability of the device makes it ideal for driving processor rails with very tight voltage dropout tolerances. The controlled rise time of the device greatly reduces inrush current caused by large bulk load capacitances, thereby reducing or eliminating voltage droop on the power supply. The switch can be independently controlled via the ON pin, which is capable of interfacing directly with low-voltage control signals originating from microcontrollers or low voltage discrete logic. The device further reduces the total solution size by integrating a 224-Ω pull-down resistor for quick output discharge (QOD) when the switch is turned off.


The TPS22969 is available in a small 3.00 mm x 3.00 mm SON-8 package (DNY). The DNY package integrates a thermal pad which allows for high power dissipation in high current and high temperature applications. The device is characterized for operation over the free-air temperature range of –40°C to 105°C.

Device Information⁽¹⁾

ORDER NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22969	WSON (8)	3.00 mm × 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

 R_{ON} vs V_{IN} ($V_{BIAS} = 5$ V, $I_{OUT} = -200$ mA)





Т	al	٦l	e	n	F (C	n	n	te	n	ts

1	Features 1		7.2 Functional Block Diagram	14
2	Applications 1		7.3 Feature Description	15
3	Description 1	8	Applications and Implementation	16
4	Revision History2		8.1 Application Information	16
5	Pin Configuration and Functions		8.2 Typical Application	16
6	Specifications	9	Power Supply Recommendations	19
•	6.1 Absolute Maximum Ratings	10	Layout	19
	6.2 ESD Ratings		10.1 Layout Guidelines	19
	6.3 Recommended Operating Conditions4		10.2 Layout Example	<mark>2</mark> 0
	6.4 Thermal Information	11	Device and Documentation Support	21
	6.5 Electrical Characteristics, V _{BIAS} = 5.0 V		11.1 Community Resources	<mark>2</mark> 1
	6.6 Electrical Characteristics, V _{BIAS} = 2.5 V		11.2 Trademarks	<mark>2</mark> 1
	6.7 Switching Characteristics		11.3 Electrostatic Discharge Caution	<u>2</u> 1
	6.8 Typical Characteristics9		11.4 Glossary	<mark>2</mark> 1
7	Detailed Description 14 7.1 Overview 14	12	Mechanical, Packaging, and Orderable Information	2 1
	7.1 Overview14			


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (February 2014) to Revision B	Page
Updated T _A ratings in datasheet from 85°C to 105°C.	1
Changes from Original (February 2014) to Revision A	Page
Initial release of full version.	1



5 Pin Configuration and Functions



Pin Functions

	Pin	1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
VIN	1, 2	1	Switch input. Place ceramic bypass capacitor(s) between this pin and GND. See the <i>Detailed Description</i> section for more information.
VIN	Exposed thermal Pad	Ι	Switch input. Place ceramic bypass capacitor(s) between this pin and GND. See the <i>Detailed Description</i> section for more information.
VBIAS	3	1	Bias voltage. Power supply to the device.
ON	4	I	Active high switch control input. Do not leave floating.
GND	5	1	Ground.
VOUT	6, 7, 8	0	Switch output. Place ceramic bypass capacitor(s) between this pin and GND. See the <i>Detailed Description</i> section for more information.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{IN}	Input voltage range	-0.3	6	V
V_{BIAS}	Bias voltage range	-0.3	6	V
V_{OUT}	Output voltage range	-0.3	6	V
V_{ON}	ON pin voltage range	-0.3	6	V
I_{MAX}	Maximum Continuous Switch Current		6	Α
I _{PLS}	Maximum Pulsed Switch Current, pulse < 300-µs, 2% duty cycle		8	Α
T _A	Operating free-air temperature range	-40	105	°C
TJ	Maximum junction temperature		125	°C
T _{STG}	Storage temperature range	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{IN}	Input voltage range			0.8	V_{BIAS}	V
V_{BIAS}	Bias voltage range	ias voltage range		2.5	5.5	V
V_{ON}	ON voltage range		0	5.5	V	
V _{OUT}	Output voltage range				V_{IN}	V
$V_{IH,\ ON}$	High-level voltage, ON	$V_{BIAS} = 2.5V$ to $5.5V$		1.2	5.5	V
V _{IL, ON}	Low-level voltage, ON	$V_{BIAS} = 2.5V \text{ to } 5.5V$		0	0.5	V
C _{IN}	Input Capacitor		·	1 ⁽¹⁾		μF

⁽¹⁾ Refer to Detailed Description section.

6.4 Thermal Information

		TPS22969	
	THERMAL METRIC ⁽¹⁾	DNY (WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.6	°C/W
R _{θJCtop}	Junction-to-case (top) thermal resistance	44.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.6	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	17.4	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	1.1	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.



6.5 Electrical Characteristics, $V_{BIAS} = 5.0 \text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \le T_{A} \le 105^{\circ}\text{C}$. Typical values are for $T_{A} = 25^{\circ}\text{C}$ (unless otherwise noted).

	PARAMETER	TEST COND	ITIONS	T _A	MIN	TYP	MAX	UNIT
CURRENT	S AND THRESHOLDS							
		$I_{OUT} = 0$, $V_{IN} = V_{BIAS}$,		-40°C to 85°C		20.4	26.0	
I _{Q, VBIAS}	V _{BIAS} quiescent current	$V_{ON} = 5.0 \text{ V}$		-40°C to 105°C			27.0	μΑ
				-40°C to 85°C		1.1	1.5	
I _{SD, VBIAS}	V _{BIAS} shutdown current	$V_{ON} = 0 \text{ V}, V_{OUT} = 0$	V	-40°C to 105°C	,		1.6	μΑ
			.,,,	-40°C to 85°C	,		0.1	
			$V_{IN} = 5.0 \text{ V}$	-40°C to 105°C	,		0.5	
			.,,	-40°C to 85°C			0.1	
			$V_{IN} = 3.3 \text{ V}$	-40°C to 105°C			0.5	
		$V_{ON} = 0 V$,	.,,	-40°C to 85°C			0.1	
I _{SD, VIN}	V _{IN} shutdown current	$V_{OUT} = 0 V$	$V_{IN} = 1.8 \text{ V}$	-40°C to 105°C			0.5	μA
				-40°C to 85°C			0.1	
			$V_{IN} = 1.05 \text{ V}$	-40°C to 105°C	,		0.5	
			.,,	-40°C to 85°C			0.1	
			$V_{IN} = 0.8 \ V$	-40°C to 105°C			0.5	
I _{ON}	ON pin leakage current	V _{ON} = 5.5 V	+	-40°C to 105°C			0.1	μA
V _{HYS, ON}	ON pin hysteresis	$V_{BIAS} = V_{IN}$		25°C		113		mV
	ICE CHARACTERISTICS							
				25°C		4.4	5.0	
			V _{IN} = 5.0 V	-40°C to 85°C			5.6	mΩ
				-40°C to 105°C			5.8	
				25°C		4.4	5.0	
			V _{IN} = 3.3 V	-40°C to 85°C			5.6	
				-40°C to 105°C			5.8	
			V _{IN} = 2.5 V	25°C		4.4	5.0	mΩ
				-40°C to 85°C			5.6	
		$I_{OUT} = -200 \text{ mA},$		-40°C to 105°C			5.8	
-	0	$V_{BIAS} = 5.0 \text{ V}$		25°C		4.4	5.0	
R _{ON}	On-state resistance		V _{IN} = 1.8 V	-40°C to 85°C			5.6	1
				-40°C to 105°C			5.8	
				25°C		4.4	5.0	
			V _{IN} = 1.05 V	-40°C to 85°C			5.6	mΩ
				-40°C to 105°C			5.8	
				25°C		4.4	5.0	
			V _{IN} = 0.8 V	-40°C to 85°C			5.6	mΩ
				-40°C to 105°C	·		5.8	
		I _{OUT} = -6 A,		-40°C to 85°C		4.6	5.8 ⁽¹⁾	
		$V_{BIAS} = 5.0 \text{ V}$	V _{IN} = 1.05 V	-40°C to 105°C			6.0 ⁽¹⁾	mΩ
R _{PD}	Output pulldown resistance	$V_{IN} = 5.0 \text{ V}, V_{ON} = 0$	V Vour - 1 V	-40°C to 105°C		224	233	Ω

⁽¹⁾ Parameter verified by design and characterization, but not tested in production.



6.6 Electrical Characteristics, $V_{BIAS} = 2.5 \text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_{A} \leq 105^{\circ}\text{C}$. Typical values are for $T_{A} = 25^{\circ}\text{C}$ unless otherwise noted.

	PARAMETER	TEST CONDIT	TIONS	T _A	MIN	TYP	MAX	UNIT
CURRENT	S AND THRESHOLDS							
	\/ guiggest gurrent	I _{OUT} = 0, V _{IN} = V _{BIAS} ,	$I_{OLIT} = 0$, $V_{IN} = V_{BIAS}$,			9.9	12.5	
I _{Q, VBIAS}	V _{BIAS} quiescent current	$V_{ON} = 5.0 \text{ V}$		-40°C to 105°C	·		12.7	μA
	V shutdown ourront	V _{ON} = 0 V, V _{OUT} = 0 V		-40°C to 85°C		0.5	0.65	
I _{SD, VBIAS}	V _{BIAS} shutdown current	$v_{ON} = 0 \ v, \ v_{OUT} = 0 \ v$		-40°C to 105°C			0.7	μA
			V _{IN} = 2.5 V	-40°C to 85°C			0.1	
			VIN = 2.5 V	-40°C to 105°C			0.5	
			$V_{IN} = 1.8 \text{ V}$	-40°C to 85°C			0.1	
I _{SD. VIN}	V _{IN} shutdown current	$V_{ON} = 0 V$,		-40°C to 105°C			0.5	
ISD, VIN	VIN SHUIDOWH CUITEIL	$V_{OUT} = 0 V$	$V_{IN} = 1.05 \text{ V}$	-40°C to 85°C			0.1	μA
				-40°C to 105°C			0.5	
			V _{IN} = 0.8 V	-40°C to 85°C			0.1	1
		VIN - 0.0		-40°C to 105°C			0.5	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		-40°C to 105°C			0.1	μΑ
V _{HYS, ON}	ON pin hysteresis	$V_{BIAS} = V_{IN}$		25°C		83		mV
RESISTAN	ICE CHARACTERISTICS							
			V _{IN} =2.5 V	25°C		4.7	5.3	
				-40°C to 85°C			6.0	mΩ
				-40°C to 105°C			6.2	
				25°C		4.6	5.2	
			V _{IN} =1.8 V	-40°C to 85°C			5.8	$m\Omega$
D	On atata ragistanas	$I_{OUT} = -200 \text{ mA},$		-40°C to 105°C			6.0	
R _{ON}	On-state resistance	$V_{BIAS} = 2.5 V$		25°C		4.5	5.1	
			V _{IN} =1.05 V	-40°C to 85°C			5.7	$m\Omega$
				-40°C to 105°C			5.9	
				25°C		4.5	5.1	mΩ
			V _{IN} = 0.8 V	-40°C to 85°C			5.7	
				-40°C to 105°C			5.9	
R _{PD}	Output pulldown resistance	V _{IN} = 2.5 V, V _{ON} = 0 V	, V _{OUT} = 1 V	-40°C to 105°C	·	224	233	Ω




6.7 Switching Characteristics


Refer to the timing test circuit in Figure 1 (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table. Switching characteristics shown below are only valid for the power-up sequence where VIN and VBIAS are already in steady state condition before the ON pin is asserted high.

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
V _{IN} =	5 V, V _{ON} = V _{BIAS} = 5 V, T _A = 25°C (unless o	otherwise noted)			
t _{ON}	Turn-on time		2397		
t _{OFF}	Turn-off time		4		
t _R	V _{OUT} rise time	$R_L = 10 \Omega, C_L = 0.1 \mu F$	2663		μs
t _F	V _{OUT} fall time		2		
t_D	Delay time		1009		
V _{IN} = '	1.05 V, $V_{ON} = V_{BIAS} = 5 V$, $T_A = 25^{\circ}C$ (unles	s otherwise noted)			
t _{ON}	Turn-on time		1064		
t _{OFF}	Turn-off time		4		
t_R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	599		μs
t_{F}	V _{OUT} fall time		2		
t_D	Delay time		727		
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = \text{V}_{BIAS} = 5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \text{ (unless)}$	otherwise noted)			
t_{ON}	Turn-on time		981		
t _{OFF}	Turn-off time		4		
t_R	V _{OUT} rise time	$R_L = 10 \Omega, C_L = 0.1 \mu F$	500		μs
t_{F}	V _{OUT} fall time		2		
t_D	Delay time		714		
$V_{IN} = 2$	$2.5 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C}$ (unless otherwise noted)			
t _{ON}	Turn-on time		1576		
t _{OFF}	Turn-off time		8		
t_R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	1372		μs
t _F	V _{OUT} fall time		2		
t_D	Delay time		865		
$V_{IN} = $	1.05 V, $V_{ON} = 5V$, $V_{BIAS} = 2.5 V$, $T_A = 25^{\circ}C$	(unless otherwise noted)			
t_{ON}	Turn-on time		1080		
t _{OFF}	Turn-off time		8		
t_R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	604		μs
t_{F}	V _{OUT} fall time		2		
t_D	Delay time		738		
V _{IN} =	$0.8 \text{ V}, \text{ V}_{ON} = 5 \text{V}, \text{ V}_{BIAS} = 2.5 \text{ V}, \text{ T}_{A} = 25^{\circ}\text{C} \text{ (c}$	ınless otherwise noted)			
t _{ON}	Turn-on time		994		
t _{OFF}	Turn-off time		8		
t _R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F$	502		μs
t _F	V _{OUT} fall time		2		
t_D	Delay time		723		





Timing Test Circuit




(A) Rise and fall times of the control signal is 100 ns.

Figure 1. Switching Characteristics Measurement Setup and Definitions

Submit Documentation Feedback




6.8 Typical Characteristics





Typical Characteristics (continued)




Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated




Typical Characteristics (continued)



TEXAS INSTRUMENTS

Typical Characteristics (continued)




Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated



Typical Characteristics (continued)






7 Detailed Description

7.1 Overview

The device is a 5.5 V, 6 A load switch in a 8-pin SON package. To reduce voltage drop for low voltage and high current rails, the device implements an ultra-low resistance N-channel MOSFET which reduces the drop out voltage through the device.

The device has a controlled and fixed slew rate which helps reduce or eliminate power supply droop due to large inrush currents. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components, which reduces solution size and BOM count.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 On/off Control

The ON pin controls the state of the load switch, and asserting the pin high (active high) enables the switch. The ON pin is compatible with standard GPIO logic threshold and can be used with any microcontroller or discrete logic with 1.2-V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.

7.3.2 Input Capacitor (C_{IN})

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop in high-current application. When switching heavy loads, it is recommended to have an input capacitor 10 times higher than the output capacitor to avoid excessive voltage drop; however, a 10 to 1 ratio for capacitance is not required for proper functionality of the device, but a ratio smaller than 10 to 1 (such as 1 to 1) could cause a V_{IN} dip upon turn-on due to inrush currents based on external factor such as board parasitics and output bulk capacitance.

7.3.3 Output Capacitor (C_L)

Due to the integrated body diode in the N-channel MOSFET, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause a V_{IN} dip upon turn-on due to inrush currents based on external factor such as board parasitics and output bulk capacitance.

7.3.4 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device may still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the Electrical Characteristics table. See Figure 28 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} increases. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} . Performance of the device is not guaranteed for $V_{IN} > V_{BIAS}$.




Figure 28. R_{ON} vs V_{IN} ($V_{IN} > V_{BIAS}$)



8 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device.

8.2 Typical Application

This application demonstrates how the TPS22969 can be used to power downstream modules with large capacitances. The example below is powering a 100-µF capacitive output load.




Figure 29. Typical Application Schematic for Powering a Downstream Module

8.2.1 Design Requirements

For this design example, use Table 1 as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN}	1.05 V
V_{BIAS}	5.0 V
Load current	6 A

8.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- VIN voltage
- VBIAS voltage
- Load current

8.2.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the *Electrical Characteristics*, $V_{BIAS} = 5.0 \ V$ tables of this datasheet. Once the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use Equation 1 to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \tag{1}$$

where

- ΔV = voltage drop from VIN to VOUT
- I_{LOAD} = load current
- R_{ON} = on-resistance of the device for a specific V_{IN} and V_{BIAS} combination

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.



8.2.2.2 Inrush Current

To determine how much inrush current will be caused by the C_L capacitor, use Equation 2:

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt}$$
 (2)

where

- I_{INRUSH} = amount of inrush caused by C_L
- C_L = capacitance on VOUT
- dt = time it takes for change in V_{OUT} during the ramp up of VOUT when the device is enabled
- dV_{OUT} = change in V_{OUT} during the ramp up of VOUT when the device is enabled

An appropriate C_L value should be placed on VOUT such that the I_{MAX} and I_{PLS} specifications of the device are not violated.




Figure 30. Inrush current ($V_{BIAS} = 5 \text{ V}$, $V_{IN} = 1.05 \text{ V}$, $C_L = 100 \mu\text{F}$)

8.2.2.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 3.


$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}} \tag{3}$$

where

- P_{D(max)} = maximum allowable power dissipation
- $T_{J(max)}$ = maximum allowable junction temperature (125°C for the TPS22969)
- T_A = ambient temperature of the device
- Θ_{JA} = junction to air thermal impedance. See Thermal Information section. This parameter is highly dependent upon board layout.

TEXAS INSTRUMENTS


8.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2014–2015, Texas Instruments Incorporated





9 Power Supply Recommendations

The device is designed to operate from a V_{BIAS} range of 2.5 V to 5.5 V and V_{IN} range of 0.8 V to 5.5 V. This supply must be well regulated and placed as close to the device pin as possible with the recommended 1- μ F bypass capacitor. If the supply is located more than a few inches from the device pins, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 μ F may be sufficient.

10 Layout

10.1 Layout Guidelines

- VIN and VOUT traces should be as short and wide as possible to accommodate for high current.
- Use vias under the exposed thermal pad for thermal relief for high current operation.
- The VIN pin should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1-µF ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- The VOUT pin should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.
- The VBIAS pin should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 0.1-µF ceramic with X5R or X7R dielectric.



10.2 Layout Example

- OVIA to Power Ground Plane
- () VIA to VIN Plane




Figure 39. Recommended Board Layout

Submit Documentation Feedback



11 Device and Documentation Support

11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.2 Trademarks

E2E is a trademark of Texas Instruments.

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

9-Jul-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22969DNYR	ACTIVE	WSON	DNY	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	969A0	Samples
TPS22969DNYT	ACTIVE	WSON	DNY	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	969A0	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

9-Jul-2015

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Aug-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22969DNYR	WSON	DNY	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS22969DNYT	WSON	DNY	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2


www.ti.com 19-Aug-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22969DNYR	WSON	DNY	8	3000	370.0	355.0	55.0
TPS22969DNYT	WSON	DNY	8	250	195.0	200.0	45.0

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271) .
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated