SN74CBT16212 24-BIT BUS-EXCHANGE SWITCH

SCDS007H - NOVEMBER 1992 - REVISED AUGUST 1996

- 5-Ω Switch Connection Between Two Ports
- TTL-Compatible Input and Output Levels
- Package Options Include Plastic Thin Shrink Small-Outline (DGG) and 300-mil Shrink Small-Outline (DL) Packages

description

The SN74CBT16212 provides 24 bits of high-speed TTL-compatible bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0-S2) terminals.

The SN74CBT16212 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

S2	S1	S0	A1	A2	FUNCTION
L	L	L	Z	Z	Disconnect
L	L	Н	B1	Z	A1 = B1
L	н	L	B2	Z	A1 = B2
L	н	Н	Z	B1	A2 = B1
Н	L	L	Z	B2	A2 = B2
Н	L	Н	Z	Z	Disconnect
н	н	L	B1	B2	A1 = B1, A2 = B2
Н	н	н	B2	B1	A1 = B2, A2 = B1

DGG OR DL PACKAGE (TOP VIEW)

_	J	U		L
so [1] S1
1A1 [2		55] S2
1A2 [3		54] 1B1
2A1 [4] 1B2
2A2 [52	2B1
3A1 [6		51] 2B2
3A2 [7		50] 3B1
GND [GND
4A1 [9			3B2
4A2 [47	4B1
5A1 [4B2
5A2 [45] 5B1
6A1 [13			5B2
6A2 [] 6B1
7A1 [6B2
7A2 [16			7B1
v _{cc} [17] 7B2
8A1 [18] 8B1
GND [38	GND
8A2 [37] 8B2
9A1 [9B1
9A2] 9B2
10A1				10B1
10A2				10B2
11A1 [] 11B1
11A2				11B2
12A1			30	12B1
12A2 [28		29] 12B2




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA Information is current as of publication date, Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright @ 1996, Texas Instruments Incorporated

logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	0.5 V to 7 V
Input voltage range, V _I (see Note 1)	
Continuous channel current	128 mA
Input clamp current, I_{IK} ($V_I < 0$)	
Maximum power dissipation at T _A = 55°C (in still air) (see Note 2): Do	GG package 1 W
DI	L package 1.4 W
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

recommended operating conditions

		MIN	MAX	UNIT
Vcc	Supply voltage	4	5.5	٧
v_{IH}	High-level input voltage	2		V
v_{IL}	Low-level input voltage		0.8	٧
TA	Operating free-air temperature	-40	85	°C



The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.
For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book.

SCDS007H - NOVEMBER 1992 - REVISED AUGUST 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYPT	MAX	UNIT	
V _{IK}		$V_{CC} = 4.5 \text{ V},$	I _I = -18 mA				-1.2	٧	
11		$V_{CC} = 0$,	V _I = 5.5 V				10	μА	
		$V_{CC} = 5.5 \text{ V},$	V _I = 5.5 V or GND				±1		
Icc		$V_{CC} = 5.5 \text{ V},$	IO = 0,	V _I = V _{CC} or GND			3	μA	
∆l _{CC} ‡	Control pins	$V_{CC} = 5.5 \text{ V},$	One input at 3.4 V,	Other inputs at V _{CC} or GND			2.5	mA	
Ci	Control pins	V _I = 3 V or 0				4		pF	
C _{io(OFF)}		$V_{O} = 3 \text{ V or } 0,$	S0, S1, or S2 = V _{CC}			7.5		pF	
r _{on} §		V _{CC} = 4 V,	V _I = 2.4 V,	I _I = 15 mA					
		V.	V _I = 0	I _I = 64 mA		4	7	1	
liona		V _{CC} = 4.5 V	v = 0	I _I = 30 mA		4	7	Ω	
			$V_1 = 2.4 V$,	I _I = 15 mA		6	12		

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTDUT)		V _{CC} = 5 V ± 0.5 V		V _{CC} = 4 V	
		(OUTPUT)	MIN	MAX	MIN	MAX	
t _{pd} ¶	A or B			0.25		0.25	ns
t _{pd}	S	Bor A	2.6	10.2		11.3	
^t en	S	A or B	2.7	10.6		11.5	ns
^t dis	S	A or B	1.2	11.3		12.1	ns

This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical on-state resistance of the switch and a load capacitance of 50 pF, when driven by an ideal voltage source (zero output impedance).

[‡]This is the increase in supply current for each input that is at the specified TTL voltage level rather than VCC or GND.

[§] Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLZ and tpHZ are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

