

Crystal Clear Technology

Product Specification

G64128X19 series

Crystal Clear Technology sdn. bhd.

16Jalan TP5—Taman Perindustrian Sime UEP
47600 Subang Jaya—Selangor DE
Malaysia. T: +603 80247099 F: +603 80247098



1.0 Table of Contents

	Page
1. Table of Contents	1
2. Record of revision	2
3. General specification	3
4. Absolute maximum ratings	4
5. Electrical characteristics	4
6. Environmental requirement	4
7. LCD specification	5 ~ 7
8. Interface	8 ~ 9
9. Functional Description	10 ~ 13
10. Instructions	14~ 15
11. Power supply	16
12. Quality assurance	17 ~ 22
13. Precautions in use LCM	23 ~ 24
14. Outline drawing (for G64128x19xxx00 serial)	25
15. Outline drawing (for G64128x19xxx01 parallel)	26
16. LCD Segment and Common Layout	27



2.0 Record of revision

Rev	Date	Item	Page	Comment	Originator	Checked By
1.0	12/09/08			Initial Release	Syam	Azhar
2.0	10/10/08	5.1	4	Update in supply voltage of white and blue backlight from 5.0 to 4.1V.	Syam	Azhar
3.0	17/10/08	12.0	17	Update of QA specification	Syam	Azhar
4.0	29/10/08	8.1	8	Pin out description error	Syam	Azhar



3.0 General specification

Display format: Graphics 128 (w) x 64 (h) dots

Dot size: 0.20 (w) x 0.20 (h) mm

Dot pitch: 0.22 (w) x 0.22 (h) mm

View area: 32.0 (w) x 17.8 (h) mm


Active area: 28.14 (w) x 14.06 (h) mm

General dimensions: 36.20 (w) x 28.45 (h) x 4.15 (t) mm

Controller/Driver: NT7534 or equivalent

Interface: Parallel/Serial

Driving method: 1/64 duty, 1/9 bias



4.0 Absolute maximum rating (at $V_{SS} = 0V$, ambient temperature = $25^{\circ}C$)

NO	ITEM	SIMBOL	MIN	MAX	UNIT
1.	Operating Voltage Range	V_{DD}	-0.3	4.0	V
2.	Operating Temperature	T_{op}	Refer page 3		$^{\circ}C$
3.	Storage Temperature	T_{st}	Refer page 3		$^{\circ}C$

5.0 Electrical characteristics

NO	ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT
1.	Operating Voltage	V_{DD}	-	-	3.3	-	V
2.	Power Supply voltage	V_{LCD}	$25^{\circ}C$	8.4 \pm 5%			V
3.	Current Supply	I_{DD}	$V_{DD} = 3.3V$ 4x Boosting	-	120	400	μA

5.1 Backlight Options

NO	COLOR	FORWARD VOLTAGE (V)			FORWARD CURRENT (mA)			MIN BRIGHTNESS (cd/m ²) *
		Min	Typ.	Max	Min	Typ.	Max	
1.	Yellow Green	-	4.1	-	-	20	40	30
2.	White	-	4.1	-	-	30	40	100
3.	Blue	-	4.1	-	-	60	80	100

- *Note : 1. Brightness measured at backlight surface.
 2. On LCD surface, brightness is only about 10% to 15% of backlight brightness.
 3. Lifetime of backlight: For YG = 50K hrs. For White, Blue = 20K hrs

6.0 Environmental requirements

NO	ITEM	CONDITION
1.	Operating Temperature	Refer page 3
2.	Storage Temperature	Refer page 3
3.	Operating Humidity	5% to 95%RH
4.	Cycle Test	0 C @ 30 min to 50 C @ 30min for 1 cycle run for 10 cycles
5.	Lifetime	50000 HOURS (excluding backlight)

Note: The background on LCD has the possibility to be changed in different temperature range.



7.0 LCD specification



7.1 Electro-optical characteristics (at ambient temperature = 25°C)

NO	ITEM	SYMBOL	CONDITION	LCD TYPE							REF.
				STN YG	STN GREY	STN -VE BLUE	FSTN +VE B/W	FSTN -VE BLUE	FSTN - VE TRUE B/W	FSTN -VE TRI AXIS	
1	Operating Voltage (Volt)	V_{LCD}	$\theta = 0$ $Cr = \max$	8.4 ± 5%							7.1.1
2	Viewing Angle (Deg)	$\theta x 1$	$CR \geq 2$ $V_{LCD} = 14.7V$	+25	+20	+35	+25	+35	+35	+40	7.1.2
		$\theta x 2$		-25	-20	-35	-25	-35	-40	-40	
		$\theta y 1$		-30	-25	-35	-30	-35	-35	-50	
		$\theta y 2$		+30	+25	+35	+30	+35	+35	+30	
3	Contrast Ratio	CR	$\theta = 0^0$ $V_{LCD} = 14.7V$	3.0	2.3	6.0	3.0	6.0	20	20	7.1.3
4	Response Time (msec)	Rise Time (Tr)	$\theta = 0^0$	200							7.1.4
		Decay Time (Td)	$\theta = 0^0$	250							



Note:

1. Viewing angle data is based on bottom view product by default. Should it be a top view product, values are then swap.
2. Contrast ratio is based on typical data when using white colour as backlight.
3. Equipment Used Eldim; Ez Contrast 120R , Spot Size = 2mm



NO	CHARACTERISTICS	DEFINITIONS
7.1.1	Definition of Operating Voltage (V_{LCD})	 <p>V_{LCD} : Operating Voltage F : Frame Frequency</p>
7.1.2	Definition of Viewing Angle	



<p>7.1.3</p>	<p>Definition of Contrast Ratio</p>	 <p>Contrast Ratio = $\frac{\text{Brightness of non-selected state (b)}}{\text{Brightness of selected state (a)}}$</p> <p>Conditions</p> <ul style="list-style-type: none">(a) Operating Voltage: V_{LCD}(b) Temperature: $25^{\circ}C$(c) Viewing Angle, $\theta = 0^{\circ}$
<p>7.1.4</p>	<p>Response Time</p>	 <p>Tr: Measured between 10% and 90% of LCD segment maximum response with V_{ON}.</p> <p>Td: With voltage switches to zero and the instant LCD segment reaches 10% of its maximum response.</p>



8.0 Interface

8.1 Serial Interface (G64128x19xxx00 model)


<i>Display Driver</i>	NT7534 OR EQUIVALENT	
Pin No	Symbol	Description
1	CS1	Data/Instruction input pin
2	RESB	Reset input pin
3	RS	Register select input pin
4	SCLK	Serial input clock
5	SID	Serial input data
6	VDD	Power supply
7	VSS	Ground
8	VOUT	Voltage converter I/O pin
9	C3+	Positive connection for capacitor 3
10	C1-	Negative connection for capacitor 1
11	C1+	Positive connection for capacitor 1
12	C2+	Positive connection for capacitor 2
13	C2-	Negative connection for capacitor 2
14	V1	Driving Supply Voltage
15	V2	Driving Supply Voltage
16	V3	Driving Supply Voltage
17	V4	Driving Supply Voltage
18	VO	Driving Supply Voltage

**8.2 Parallel Interface (G64128x19xxx01 model)**

Display Driver	NT7534 OR EQUIVALENT	
Pin No	Symbol	Description
1	/CS	Chip select input pins
2	/RES	Reset input pin
3	RS	Register select input pin
4	R/W(/WR)	Read/Write execution control pin
5	E(/RD)	Read/Write execution control pin
6	D0	8 bit bi-directional data bus
7	D1	8 bit bi-directional data bus
8	D2	8 bit bi-directional data bus
9	D3	8 bit bi-directional data bus
10	D4	8 bit bi-directional data bus
11	D5	8 bit bi-directional data bus
12	D6	8 bit bi-directional data bus
13	D7	8 bit bi-directional data bus
14	VDD	Power Supply
15	VSS	Ground
16	VOUT	Voltage converter I/O pin
17	C4+	Positive connection for capacitor 4
18	C3+	Positive connection for capacitor 3
19	C1-	Negative connection for capacitor 1
20	C1+	Positive connection for capacitor 1
21	C2+	Positive connection for capacitor 2
22	C2-	Negative connection for capacitor 2
23	V1	Driving supply voltage
24	V2	Driving supply voltage
25	V3	Driving supply voltage
26	V4	Driving supply voltage
27	V0	Driving supply voltage
28	P/S	Parallel/Serial data input select pin



9.0 Functional Descriptions
 9.1 Read/Write timing characteristics




(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tAHS	Address hold time	0	-	-	ns	A0, R/W
tAss	Address setup time	0	-	-	ns	
tCYCS	System cycle time	240	-	-	ns	
tEWHW	Control high pulse width (write)	90	-	-	ns	E
tEWHR	Control high pulse width (read)	120	-	-	ns	E
tEWLW	Control low pulse width (write)	100	-	-	ns	E
tEWLr	Control low pulse width (read)	60	-	-	ns	E
tDSS	Data setup time	40	-	-	ns	D0~D7
tDHS	Data hold time	10	-	-	ns	
tACCS	/RD access time	-	-	140	ns	D0~D7 CL = 100pF
tOHS	Output disable time	5	-	50	ns	

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tAHS	Address hold time	0	-	-	ns	A0, R/W
tAss	Address setup time	0	-	-	ns	
tCYCS	System cycle time	400	-	-	ns	
tEWHW	Control high pulse width (write)	150	-	-	ns	E
tEWHR	Control high pulse width (read)	150	-	-	ns	E
tEWLW	Control low pulse width (write)	120	-	-	ns	E
tEWLr	Control low pulse width (read)	120	-	-	ns	E
tDSS	Data setup time	80	-	-	ns	D0~D7
tDHS	Data hold time	30	-	-	ns	
tACCS	/RD access time	-	-	240	ns	D0~D7 CL = 100pF
tOHS	Output disable time	10	-	100	ns	

- *1. The input signal rise time and fall time (tr, tf) is specified at 15ns or less.
 (tr + tf) < (tCYCS - tEWLW - tEWHW) for write, (tr + tf) < (tCYCS - tEWLr - tEWHR) for read.
- *2. All timing is specified using 20% and 80% of VDD as the reference.
- *3. tEWHW and tEWHR are specified as the overlap interval when /CS1 is low (CS2 is high) and E is high.

Read/Write characteristics (6800 series MPU)



(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
T _{AHS}	Address hold time	0	-	-	ns	A0
T _{ASS}	Address setup time	0	-	-	ns	A0
t _{CYCS}	System cycle time	240	-	-	ns	
t _{CCLW}	Control low pulse width (write)	90	-	-	ns	/WR
t _{CCLR}	Control low pulse width (read)	120	-	-	ns	/RD
t _{CCHW}	Control high pulse width (write)	100	-	-	ns	/WR
t _{CCHR}	Control high pulse width (read)	60	-	-	ns	/RD
T _{DSS}	Data setup time	40	-	-	ns	D0~D7
T _{DHS}	Data hold time	10	-	-	ns	D0~D7
t _{ACCS}	/RD access time	-	-	140	ns	D0~D7, CL = 100pF
T _{CHS}	Output disable time	5	-	50	ns	D0~D7, CL = 100pF

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
t _{AHS}	Address hold time	0	-	-	ns	A0
t _{ASS}	Address setup time	0	-	-	ns	A0
t _{CYCS}	System cycle time	400	-	-	ns	
t _{CCLW}	Control low pulse width (write)	150	-	-	ns	/WR
t _{CCLR}	Control low pulse width (read)	150	-	-	ns	/RD
t _{CCHW}	Control high pulse width (write)	120	-	-	ns	/WR
t _{CCHR}	Control high pulse width (read)	120	-	-	ns	/RD
t _{DSS}	Data setup time	80	-	-	ns	D0~D7
t _{DHS}	Data hold time	30	-	-	ns	D0~D7
t _{ACCS}	/RD access time	-	-	240	ns	D0~D7, CL = 100pF
t _{CHS}	Output disable time	10	-	100	ns	D0~D7, CL = 100pF


*1. The input signal rise time and fall time (tr, tf) is specified at 15ns or less.

(tr + tr) < (tcycs - tcclw - tcchw) for write, (tr + tr) < (tcycs - tcclr - tcchr) for read.

*2. All timing is specified using 20% and 80% of VDD as the reference.

*3. tcclw and tcclr are specified as the overlap interval when /CS1 is low (CS2 is high) and /WR or /RD is low.

Read/Write characteristics (8080 series MPU)



(VDD = 2.7 ~ 3.6V, Ta = -40 ~ +85°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tscyc	Serial clock cycle	120	-	-	ns	SCL
tshw	Serial clock H pulse width	60	-	-	ns	SCL
tslw	Serial clock L pulse width	60	-	-	ns	SCL
tsas	Address setup time	30	-	-	ns	A0
tsah	Address hold time	20	-	-	ns	A0
tsds	Data setup time	30	-	-	ns	SI
tsdh	Data hold time	20	-	-	ns	SI
tcss	Chip select setup time	20	-	-	ns	/CS1, CS2
tcsH	Chip select hold time	40	-	-	ns	/CS1, CS2

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
tscyc	Serial clock cycle	200	-	-	ns	SCL
tshw	Serial clock H pulse width	80	-	-	ns	SCL
tslw	Serial clock L pulse width	80	-	-	ns	SCL
tsas	Address setup time	60	-	-	ns	A0
tsah	Address hold time	30	-	-	ns	A0
tsds	Data setup time	60	-	-	ns	SI
tsdh	Data hold time	60	-	-	ns	SI
tcss	Chip select setup time	40	-	-	ns	/CS1, CS2
tcsH	Chip select hold time	100	-	-	ns	/CS1, CS2


*1. The input signal rise time and fall time (tr, tf) is specified as 15ns or less.
 *2. All timing is specified using 20% and 80% of VDD as the standard.

Read/Write characteristics (Serial Interface 4 Wire)




9.2 Application Circuits

9.2.1 6800 (8080) MPU Interface



9.2.2 Serial Interface





10. Instruction Set


Command	A0	/RD	/WR	Code								Hex	Function	
				D7	D6	D5	D4	D3	D2	D1	D0			
(1) Display OFF	0	1	0	1	0	1	0	1	1	1	0	1	A Eh A Fh	Turn on LCD panel when high, and turn off when low
(2) Display Start Line Set	0	1	0	0	1	Display Start Address					40h to 7Fh	Specifies RAM display line for COM0		
(3) Page Address Set	0	1	0	1	0	1	1	Page Address				B0h to B8h	Set the display data RAM page in Page Address register	
(4) Column Address Set	0	1	0	0	0	0	1	Higher Column Address				00h to 18h	Set 4 higher bits and 4 lower bits of column address of display data RAM in register	
	0	1	0	0	0	0	0	Lower Column Address						
(5) Read Status	0	0	1	Status				0	0	0	0	0	XX	Reads the status information
(6) Write Display Data	1	1	0	Write Data								XX	Write data in display data RAM	
(7) Read Display Data	1	0	1	Read Data								XX	Read data from display data RAM	
(8) ADC Select	0	1	0	1	0	1	0	0	0	0	0	1	A0h A1h	Set the display data RAM address SEG output correspondence
(9) Normal/Reverse Display	0	1	0	1	0	1	0	0	1	1	0	1	A6h A7h	Normal indication when low, but full indication when high
(10) Entire Display ON/OFF	0	1	0	1	0	1	0	0	1	0	0	1	A4h A5h	Select normal display (0) or entire display on
(11) LCD Bias Set	0	1	0	1	0	1	0	0	0	1	0	1	A2h A3h	Sets LCD driving voltage bias ratio
(12) Read-Modify-Write	0	1	0	1	1	1	0	0	0	0	0	0	E0h	Increments column address counter during each write
(13) End	0	1	0	1	1	1	0	1	1	1	0	0	E Eh	Releases the Read-Modify-Write
(14) Reset	0	1	0	1	1	1	0	0	0	1	0	0	E2h	Resets internal functions
(15) Common Output Mode Select	0	1	0	1	1	0	0	0	1	*	*	*	C0h to CFh	Select COM output scan direction *: invalid data
(16) Power Control Set	0	1	0	0	0	1	0	1	Operation Status			28h to 2Fh	Select the power circuit operation mode	
(17) V0 Voltage Regulator Internal Resistor ratio Set	0	1	0	0	0	1	0	0	Resistor Ratio			20h to 27h	Select internal resistor ratio Rb/Ra mode	
(18) Electronic Volume mode Set Electronic Volume Register Set	0	1	0	1	0	0	0	0	0	0	1	1	81h	
	0	1	0	*	*	Electronic Control Value					XX	Sets the V0 output voltage electronic volume register		
(19) Set Static indicator ON/OFF Set Static Indicator Register	0	1	0	1	0	1	0	1	1	0	0	1	A Ch A Dh	Sets static indicator ON/OFF 0: OFF, 1: ON
	0	1	0	*	*	*	*	*	*	Mode		XX	Sets the flash mode	
(20) Power Save	0	1	0	-	-	-	-	-	-	-	-	-	-	Compound command of Display OFF and Entire Display ON
(21) NOP	0	1	0	1	1	1	0	0	0	1	1	1	E3h	Command for non-operation



Command	A0	/RD	/WR	Code								Hex	Function	
				D7	D6	D5	D4	D3	D2	D1	D0			
(22)Oscillation Frequency Select	0	1	0	1	1	1	0	0	1	0	0	1	E4h E5h	Select the oscillation frequency
(23)Partial Display mode Set	0	1	0	1	0	0	0	0	0	1	0	1	82h 83h	Enter/Release the partial display mode
(24)Partial Display Duty Set	0	1	0	0	0	1	1	0	Duty Ratio			30h 37h	Sets the LCD duty ratio for partial display mode	
(25)Partial Display Bias Set	0	1	0	0	0	1	1	1	Bias Ratio			38h 3Fh	Sets the LCD bias ratio for partial display mode	
(26)Partial Start Line Set	0	1	0	1	1	0	1	0	0	1	1	D3h	Enter Partial Start Line Set	
Partial Start Line Set	0	1	0	1	1	Partial Start Line					XX	Sets the LCD Number of partial display start line		
(27)N-Line Inversion Set	0	1	0	1	0	0	0	0	1	0	1	85h	Enter N-Line inversion	
Number of Line Set	0	1	0	*	*	*	Number of Line					XX	Sets the number of line used for N-Line inversion	
(28)N-Line Inversion Release	0	1	0	1	0	0	0	0	1	0	0	84h	Exit N-Line Inversion	
(29)DC/DC Clock Set	0	1	0	1	1	1	0	0	1	1	0	E6h	Set DC/DC Clock Frequency	
DC/DC Clock Division Set	0	1	0	1	1	0	0	Clock Division			XX	Set the Division of DC/DC Clock Frequency		
(30)Test Command	0	1	0	1	1	1	1	*	*	*	*	F1h to FFh	IC test command. Do not use!	
(31)Test Mode Reset	0	1	0	1	1	1	1	0	0	0	0	F0h	Command of test mode reset	




11. Power Supply



(C1 = 4.7 uF, C2 = 1uF)


For parallel interface module (G64128x19xxx01)



(C1 = 4.7 uF, C2 = 1uF)

Note: C4+ is internally connected at FPC to Vout. Thus, circuitry is 4x step up.

For serial interface module (G64128x19xxx00)




For backlight version only



12.0 Quality Assurance

12.1 ZONE DEFINITION



12.2 REJECTION CRITERIA

12.2.1 DIMENSIONAL DEFECTS

Defect Category	Defect Description	Criterion	Drawing Specification
Glass Size	Dimensions of LCD, do not conform to the drawing	Reject	Refer to LCD Physical Dimension Drawing
Perimeter Seal Extension	Perimeter seal epoxy enters the effective viewing area	Reject	
End Seal Size	Size of end seal does not meet drawing specification	Reject	Refer to LCD Physical Dimension Drawing

12.2.2 VISUAL DEFECTS

Defect Category	Defect Description	Criterion	Drawing Specification
Fracture	A type of glass breakage containing running cracks. Inspectors should attempt to remove it with fingernail. If removed, evaluate as chip	Reject – if the size is $\geq 30\%$ of the contact ledge width.	<p>The diagram shows a perspective view of a glass panel with a fracture. A dimension line indicates the width of the fracture is less than or equal to 30% of the ledge width. A note states that the fracture does not penetrate through the whole glass thickness.</p>



Defect Category	Defect Description	Criterion	Drawing Specification
Chip	Chip in cross over area	<p>1) Reject - if the chip causes crossover dot to be exposed</p> <p>2) Chip on outside edge of the glass plate but is greater than 50% of glass thickness at crossover dot is reject able.</p>	
Chip	Chip in contact pad area	<p>Accept if:-</p> <p>a) $X \leq 2.0\text{mm}$</p> <p>b) $Y \leq 0.5\text{mm}$</p> <p>c) Z disregard</p>	
	Chip in non-contact pad area	<p>Accept if:-</p> <p>a) $X \leq 6.0\text{mm}$</p> <p>b) $Y \leq 1.0\text{mm}$</p> <p>c) Z disregard</p>	
	Chip in perimeter seal area	<p>Accept if:-</p> <p>a) $Y \leq 1/3$ of perimeter seal width (W)</p> <p>b) $X \leq 3.0\text{mm}$</p> <p>c) Z disregard</p> <p>d) X and Y not touch crossover dot</p>	
Corner Chip	Corner chip within seal area	<p>Accept if:-</p> <p>a) $X \leq 1/3$ of perimeter seal width (W)</p> <p>b) $Y \leq 1/3$ of perimeter seal width (W)</p> <p>c) Z disregard</p>	



Defect Category	Defect Description	Criterion	Drawing Specification
	Corner chip not effecting contact pad / ITO	Accept if:- a) $XY \leq 4\text{mm}^2$ AND b) $Y \leq D$ and $X \leq 2.0\text{mm}$ c) Z disregard	
	Corner chip effecting contact pad / ITO	A) Accept if:- a) $XY \leq 4\text{mm}^2$ AND b) $Y \leq D$ and $X \leq 2.0\text{mm}$ B) Accept if:- a) $X1 \leq 2.0\text{mm}$ b) $Y1 \leq 0.5\text{mm}$ Z disregard	
Glass flare	A thin layer of glass flare at contact area	Accept if:- a) Flare thickness $\leq \frac{1}{4} W$ when $W \leq 3\text{mm}$ b) Flare thickness $\leq 1\text{mm}$ when $W > 3\text{mm}$ W: Contact ledge width	
Glass burr	A rough edge(s) left along the scribing edge (i.e. along the edges of display)	Reject – if the burr cause undersize or oversize of the LCD	Refer to LCD Physical Dimension Drawing
Rainbow	Colored ring in sharp blotches observed	Reject – if 3 or more colored rings in sharp blotches of color are observed. (Limit samples should be used when applicable)	



Defect Category	Defect Description	Criterion	Drawing Specification
Discoloration		Reject - if the discolorations enter the active viewing area of LCD. Color of the LCD shall follow product specification as specified in the manufacturing specification	
Air Void	LC does not fulfill the display	Reject	
Fill end contamination	Discoloration at end seal area	Reject if discoloration exceeded the baffle (for display with baffle) or viewing area (for display without baffle)	

12.2.3 POLARIZER DEFECT

Defect Category	Defect Description	Criterion	Drawing Specification
Polarizer defect	Polarizer coverage	1- Polarizer should cover effective viewing area of display. 2- It is acceptable if perimeter seal border at all sides could be seen. 3- It is acceptable if polarizer attaching position meeting the tolerance mentioned in the drawing. 4- It is reject able if polarizer edge jagged and not even	Refer to LCD Physical Dimension Drawing
	Polarizer Peeling / delamination	1- Reject if any edge or corner of the polarizer is lifted up or not adheres to the glass	
	Polarizer Scratches	1- Any scratch should be acceptable if it is not visible from viewing distance at head of position 2-Polarizer scratch in viewing area is reject able if it is visible from the specified viewing distance 3-Defect, which is visible under surface glare, should be disregard	
	Polarizer damage	1-Stain mark or depression in front polarizer surface should be acceptable if it is not visible from viewing distance at head on position. 2-Defect, which is visible under surface glare, should be disregard	



Defect Category	Defect Description	Criterion			Drawing Specification	
	Polarizer bubble / Foreign material	Zone / Dimension			Acceptable No.	
		$D \leq 0.15\text{mm}$	NC	B	C	<p>$D = (A + B)/2$</p>
		$0.15 < D \leq 0.30\text{mm}$	3	NC	NC	
		$0.30 < D \leq 0.50\text{mm}$	2	5	NC	
		$0.50 < D \leq 1.0\text{mm}$	0	3	NC	
		NC: No count		1	NC	
		D: Mean Diameter of Defect				
		Accept - if air bubble at the seal area does not propagate into effective viewing area				

12.2.4 FUNCTIONAL DEFECT

Defect Category	Defect Description	Criterion			Drawing Specification
Missing common	Part of the pattern does not light up	Reject			
Missing segment	One or few segment does not light up	Reject			
Common-common short	Common and common connected	Reject			
Segment-segment short	Segment and segment connected	Reject			
Common – segment short	Common and segment connected	Reject			
Wrong viewing angle	Wrong viewing angle	Reject if display viewing angle not conform to customer requirement			
Metal residue	Extra spot lights up at the border of the segment.	Accept if $\leq 0.20\text{mm}$ (mean diameter)			
Slow response	Response of the display on one side slower than the other side	Reject if it is visible at 30cm distance			
Reverse twist/tilt	Segment are darker or clearer than other area of the same segment	Reject			
Misalignment	Segment fatter or smaller or extra segment	Reject if $> 10\%$ of designed segment width and visible at 30cm distance			
Pin Hole	Pin hole / void at light up segment	Zone / Dimension			<p>$D = (A + B)/2$</p>
		Acceptable No.			
		A	B	C	
		$D \leq 0.10\text{mm}$	NC	NC	
		$0.10 < D \leq 0.20\text{mm}$	3	3	NC
		NC: No count			
		D: Mean Diameter of Defect			



Defect Category	Defect Description	Criterion	Drawing Specification
Segment Smearing	Light up segment smear	Reject	
Dim segment	Display shows poor contrast at pre set voltage	Reject	

12.2.5 BLACK SPOT, WHITE SPOT AND FOEREIGN MATERIAL

Defect Category	Defect Description	Criterion	Drawing Specification
Black Spot, White Spot and Foreign Material	Black Spot, White Spot and Foreign Material	Zone / Dimension	Acceptable No.
			A B C
		$D \leq 0.10\text{mm}$	NC NC NC
		$0.10 < D \leq 0.20\text{mm}$	3 3 NC
		$0.20 < D \leq 0.30\text{mm}$	1 2 NC
		$D > 0.30 \text{ mm}$	0 0 NC
		NC: No count D: Mean Diameter of Defect	
			<p>$D = (A + B)/2$</p>

12.2.6 LINE SHAPE AND SCRATCHES

Defect Category	Defect Description	Criterion	Drawing Specification
Line shape and scratches	Line shape and scratches	Zone /Dimension	Acceptable No.
		X Y	A B C
		- <0.01mm	NC NC NC
		< 2 mm < 0.02mm	1 1 NC
		<1 mm < 0.0 2mm	1 2 NC

Note: Total defects shall not exceed five



13. Precaution for using LCM

1. Liquid Crystal Display (LCD)

LCD is made up of glass, organic sealant, organic fluid and polymer based polarizers. The following precautions should be taken when handling.

- b) Keep the temperature within the range of use and storage. Excessive temperature and humidity could cause polarization degradation, polarizer peel off or bubble.
- c) Do not contact the exposed polarizer with anything harder than HB pencil lead. To clean dust off the display surface, wipe gently with cotton, chamois or other soft material soaked in petroleum benzine.
- d) Wipe off saliva or water drops immediately. Contact with water over a long period of time may cause polarizer deformation or colour fading, while an active LCD with water condensation on its surface will cause corrosion of ITO electrodes.
- e) Glass can be easily chipped or cracked from rough handling, especially at corners and edges.
- f) Do not drive LCD with DC voltage.

2. Liquid Crystal Display Modules.

2.1 Mechanical Considerations

LCM are assembled and adjusted with a high degree of precision. Avoid excessive shocks and do not make any alterations or modification. The following should be noted.

- a) Do not tamper in any way with the tabs on the metal frame.
- b) Do not modify the PCB by drilling extra holes, changing its outline, moving its component or modifying its pattern.
- c) Do not touch the elastomer connector, especially insert a backlight panel (for example, EL)
- d) When mounting a LCM make sure that the PCB is not under any stress such as bending or twisting. Elastomer contacts are very delicate and missing pixels could result from slight dislocation of any of the elements.

- a) Avoid pressing on the metal bezel, otherwise the elastomer connector could be deformed and lose contact, resulting in missing pixels.

2.2 Static Electricity

LCM contains CMOS LSI's and the same precaution for such devices should apply, namely

- a) The operator should be grounded whenever he/she comes into contact with the module. Never touch any of the conductive parts such as the LSI pads, the copper leads on the PCB and the interface terminals with any parts of the human body.
- b) The modules should be kept in antistatic bags or other containers to static for storage.
- c) Only properly grounded soldering irons should be used.
- d) If an electric screwdriver is used, it should be well grounded and shielded from commutator spark.
- e) The normal static prevention measures should be observed for work clothes and working benches, the latter conductive (rubber) mat is recommended.
- f) Since dry air is inductive to statics, a relative humidity of 50-60% is recommended.

2.3 Soldering

- a) Solder only to the I/O terminals.
- b) Use only soldering irons with proper grounding and no leakage.
- c) Soldering temperature: 280 °C
- d) Soldering time: 3 to 4 sec
- e) Use eutectic solder with resin flux fill.
- f) If flux is used, the LCD surface should be covered to avoid flux spatters. Flux residue should be removed afterwards.



2.4 Operation


- a) The contrast can be adjusted by varying the LCD driving voltage V_0
- b) Driving voltage should be kept within specified range, excess voltage shortens display life.
- c) Response time increases with decrease in temperature.
- d) Display may turn black or dark blue at temperature above its operational range, this is (however not pressing on the viewing area) may cause the segments to appear “fractured”.
- e) Mechanical disturbance during operation (such as pressing on the viewing area) may cause the segments to appear “fractured”.

2.5 Storage

If any fluid leaks out of the damaged glass cell, wash off any human part that comes into contact with soap and water. Never swallow the fluid. The toxicity is extremely low but caution should be exercised at all the time.

2.6 Limited Warranty

Unless otherwise agreed between Crystal Clear Technology and customer, Crystal Clear Technology will replace or repair any of its LCD and LCM which is found to be defective electrically and visually when inspected in accordance with Crystal Clear Technology acceptance standards, for a period of one year from date of shipment. Confirmation of such date shall be based on freight documents. The warranty liability of Crystal Clear Technology is limited to repair and/or replacement on the terms set forth above. Crystal Clear Technology will not be responsible for any subsequent or consequential events.



LCD Segment and Common Layout



Crystal Clear Technology
16 Jalan TP5—Taman Perindustrian Sime UEP
47600 Subang Jaya—Selangor DE
Malaysia