

# 带有 USB 接口， 单端头戴式耳机输出和索尼和飞利浦数字接口 (S/PDIF) 输出的立体声音频 数模转换器 (DAC)

查询样品: **PCM2704C, PCM2705C, PCM2706C, PCM2707C**

## 特性

- 片载 **USB** 接口:
  - 无需专用器件驱动器
  - 全速收发器
  - 完全与 **USB 2.0** 技术规格兼容
    - 具有 **USB** 音频类别支持的 **USB 1.1** 描述符
  - 经 **USB-IF** 认证
  - 部分可编程描述符
  - 用于回放的自适应同步传输
  - 总线供电或者自供电运行
- 采样速率: **32kHz, 44.1kHz, 48kHz**
- 带有 **12MHz** 时钟源的片载时钟生成器
- 单电源:
  - 总线供电时: **5V**, 典型值 ( $V_{BUS}$ )
  - 自供电时: **3.3V**, 典型值
- **16 位三角积分立体声 DAC**
  - **5V** (总线供电), **3.3V** (自供电) 时的模拟性能
    - 总谐波失真 (**THD**) **+N**: 自供电时, **0.006%  $R_L > 10k\Omega$**
    - **THD+N: 0.025%  $R_L = 32\Omega$**
    - 信噪比 (**SNR**)=**98dB**
    - 动态范围: **98dB**
    - **$P_o = 12mW, R_L = 32\Omega$**
  - 过采样数字滤波器
    - 通带纹波 = **±0.04dB**
    - 抑制频带衰减 = **-50dB**
  - 单端电压输出
  - 包含模拟低通滤波器 (**LPF**)
- 多功能:
  - 多达 **8** 个人机接口器件 (**HID**) 接口 (取决于模型类型和设置)

- 挂起标志
- 带有串行复制管理系统 (**SCMS**) 的 **S/PDIF** 输出
- 外部 **ROM** 接口 (**PCM2704C/6C**)
- 串行编程接口 (**PCM2705C/7C**)
- **I<sup>2</sup>S™** 接口 (在 **PCM2706C/7C** 上可选)
- 封装:
  - **28 引脚缩小型小外形尺寸封装 (SSOP)(PCM2704C/5C)**
  - **32 引脚薄型四方扁平封装 (TQFP)(PCM2706C/7C)**

## 应用范围

- **USB** 头戴式耳机
- **USB** 音频扬声器
- **USB CRT/LCD 显示器**
- **USB** 音频接口盒
- 支持 **USB** 的消费类音频产品

## 说明

**PCM2704C/5C/6C/7C** 是具有 **USB 2.0** 接口的 TI 单芯片 **USB 立体声音频模数转换器 (DAC)** 兼容的全速协议控制器和 **S/PDIF**。 **USB** 协议控制器的运行无需软件代码支持, 但是可使用一个外部 **ROM** (**PCM2705C/7C**) 或者串行外设接口 (**SPI**) (**PCM2705C/7C**) 来修改一些区域 (例如, 销售商 ID / 产品 ID) 中的 **USB** 描述符。**PCM2704C/5C/6C/7C** 还采用 **SpAct™** 架构, 这个 TI 所特有的系统能够从 **USB** 数据包中恢复音频时钟。 带有 **SpAct** 的片载模拟锁相环 (**PLL**) 能够在保证低时钟抖动的情况下启用回放。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SpAct is a trademark of Texas Instruments.

System Two, Audio Precision are trademarks of Audio Precision, Inc.

SPI is a trademark of Motorola, Inc.

i<sup>2</sup>S, i<sup>2</sup>C are trademarks of NXP Semiconductors.

All other trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## ORDERING INFORMATION

For the most current specification and package information, refer to the Package Option Addendum located at the end of this data sheet or see the respective device product folders at [www.ti.com](http://www.ti.com).

### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating free-air temperature range unless otherwise noted.

		VALUE	UNIT
Supply voltage	V <sub>BUS</sub>	−0.3 to 6.5	V
	V <sub>CCP</sub> , V <sub>CCL</sub> , V <sub>CCR</sub> , V <sub>DD</sub>	−0.3 to 4	V
Supply voltage differences	V <sub>CCP</sub> , V <sub>CCL</sub> , V <sub>CCR</sub> , V <sub>DD</sub>	±0.1	V
Ground voltage differences	PGND, AGNDL, AGNDR, DGND, ZGND	±0.1	V
Digital input voltage	HOST	−0.3 to 6.5	V
	D <sub>+</sub> , D <sub>−</sub> , HID0/MS, HID1/MC, HID2/MD, XTI, XTO, DOUT, SSPND, CK, DT, PSEL, FSEL, TEST, TEST0, TEST1, FUNC0, FUNC1, FUNC2, FUNC3	−0.3 to (V <sub>DD</sub> + 0.3) < 4	V
Analog input voltage	V <sub>COM</sub>	−0.3 to (V <sub>CCP</sub> + 0.3) < 4	V
	V <sub>OUTR</sub>	−0.3 to (V <sub>CCR</sub> + 0.3) < 4	V
	V <sub>OUTL</sub>	−0.3 to (V <sub>CCL</sub> + 0.3) < 4	V
Input current (any pins except supplies)		±10	mA
Ambient temperature under bias		−40 to +125	°C
Storage temperature		−55 to +150	°C
Junction temperature		+150	°C
Package temperature (IR reflow, peak)		+260	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS

Over operating free-air temperature range.

		MIN	NOM	MAX	UNIT
Supply voltage	V <sub>BUS</sub>	4.35	5	5.25	V
	V <sub>CCP</sub> , V <sub>CCL</sub> , V <sub>CCR</sub> , V <sub>DD</sub>	3	3.3	3.6	
Digital input logic level	TTL-compatible				
Digital input clock frequency		11.994	12	12.006	MHz
Analog output load resistance		16	32		Ω
Analog output load capacitance				100	pF
Digital output load capacitance				20	pF
Operating free-air temperature, T <sub>A</sub>		−25		85	°C

## ELECTRICAL CHARACTERISTICS

All specifications at  $T_A = +25^\circ\text{C}$ ,  $V_{\text{BUS}} = 5 \text{ V}$ ,  $f_S = 44.1 \text{ kHz}$ ,  $f_{\text{IN}} = 1 \text{ kHz}$ , and 16-bit data (unless otherwise noted).

PARAMETER	TEST CONDITIONS	PCM2704CDB, PCM2705CDB PCM2706CPJT, PCM2707CPJT			UNIT		
		MIN	TYP	MAX			
<b>DIGITAL INPUT/OUTPUT</b>							
Host interface		Apply USB revision 1.1, full-speed					
Audio data format		USB isochronous data format					
<b>INPUT LOGIC</b>							
$V_{IH}$	Input logic level		2	3.3	$V_{DC}$		
$V_{IL}$			-0.3	0.8			
$V_{IH}^{(1)}$			2	5.5			
$V_{IL}^{(1)}$			-0.3	0.8			
$I_{IH}^{(2)}$	Input logic current	$V_{IN} = 3.3 \text{ V}$	$\pm 10$		$\mu\text{A}$		
$I_{IL}^{(2)}$		$V_{IN} = 0 \text{ V}$	$\pm 10$				
$I_{IH}$		$V_{IN} = 3.3 \text{ V}$	65	100			
$I_{IL}$		$V_{IN} = 0 \text{ V}$	$\pm 10$				
<b>OUTPUT LOGIC</b>							
$V_{OH}^{(3)}$	Output logic level	$I_{OH} = -2 \text{ mA}$	2.8	$V_{DC}$			
$V_{OL}^{(3)}$		$I_{OL} = 2 \text{ mA}$	0.3				
$V_{OH}$		$I_{OH} = -2 \text{ mA}$	2.4				
$V_{OL}$		$I_{OL} = 2 \text{ mA}$	0.4				
<b>CLOCK FREQUENCY</b>							
Input clock frequency, XTI		11.994	12	12.006	MHz		
$f_S$	Sampling frequency	32, 44.1, 48		kHz			
<b>DAC CHARACTERISTICS</b>							
Resolution		16		Bits			
Audio data channel		1, 2		Channel			
<b>DC ACCURACY</b>							
Gain mismatch, channel-to-channel		$\pm 2$		$\pm 8$ % of FSR			
Gain error		$\pm 2$		$\pm 8$ % of FSR			
Bipolar zero error		$\pm 3$		$\pm 6$ % of FSR			
<b>DYNAMIC PERFORMANCE <sup>(4)</sup></b>							
THD+N	Total harmonic distortion + noise	Line <sup>(5)</sup>	$R_L > 10 \text{ k}\Omega$ , self-powered, $V_{OUT} = 0 \text{ dB}$	0.006	0.01		
			$R_L > 10 \text{ k}\Omega$ , bus-powered, $V_{OUT} = 0 \text{ dB}$	0.012	0.02		
		Headphone	$R_L = 32 \Omega$ , self-/bus-powered, $V_{OUT} = 0 \text{ dB}$	0.025	%		
THD+N	Total harmonic distortion + noise		$V_{OUT} = -60 \text{ dB}$	2	%		
	Dynamic range		EIAJ, A-weighted	90	dB		
SNR	Signal-to-noise ratio		EIAJ, A-weighted	90	dB		
	Channel separation			60	dB		

(1) HOST pin.

(2) D+, D-, HOST, TEST, TEST0, TEST1, DT, PSEL, FSEL, XTI pins.

(3) FUNC0, FUNC1, FUNC2 pins.

(4)  $f_{\text{IN}} = 1 \text{ kHz}$ , using the System Two™ Cascade audio measurement system by Audio Precision™ in RMS mode with a 20-kHz low-pass filter (LPF) and 400-Hz high-pass filter (HPF).

(5) THD+N performance varies slightly, depending on the effective output load, including dummy load R7, R8 in [Figure 34](#).

**ELECTRICAL CHARACTERISTICS (continued)**All specifications at  $T_A = +25^\circ\text{C}$ ,  $V_{\text{BUS}} = 5 \text{ V}$ ,  $f_S = 44.1 \text{ kHz}$ ,  $f_{\text{IN}} = 1 \text{ kHz}$ , and 16-bit data (unless otherwise noted).

PARAMETER	TEST CONDITIONS	PCM2704CDB, PCM2705CDB PCM2706CPJT, PCM2707CPJT			UNIT	
		MIN	TYP	MAX		
<b>ANALOG OUTPUT</b>						
Output voltage		0.55 $V_{\text{CCL}}$ , 0.55 $V_{\text{CCR}}$			$V_{\text{PP}}$	
Center voltage		0.5 $V_{\text{CCP}}$			V	
Load impedance	Line	AC-coupling			10	
	Headphone	AC-coupling			16 32	
LPF frequency response		−3 dB			140	
		$f = 20 \text{ kHz}$			−0.1	
<b>DIGITAL FILTER PERFORMANCE</b>						
Passband		0.454 $f_S$			Hz	
Stop band		0.546 $f_S$			Hz	
Passband ripple		$\pm 0.04$			dB	
Stop band attenuation		−50			dB	
Delay time		20/ $f_S$			s	
<b>POWER SUPPLY REQUIREMENTS</b>						
Voltage range	$V_{\text{BUS}}$	Bus-powered			4.35 5 5.25	
	$V_{\text{CCP}}$ , $V_{\text{CCL}}$ , $V_{\text{CCR}}$ , $V_{\text{DD}}$	Self-powered			3 3.3 3.6	
Supply current	Line	DAC operation			23 30	
	Headphone	DAC operation ( $R_L = 32 \Omega$ )			35 46	
	Line/headphone	Suspend mode <sup>(6)</sup>			150 190	
Power dissipation (self-powered)	Line	DAC operation			76 108	
	Headphone	DAC operation ( $R_L = 32 \Omega$ )			116 166	
	Line/headphone	Suspend mode <sup>(6)</sup>			495 684	
Power dissipation (bus-powered)	Line	DAC operation			115 158	
	Headphone	DAC operation ( $R_L = 32 \Omega$ )			175 242	
	Line/headphone	Suspend mode <sup>(6)</sup>			750 998	
Internal power-supply voltage <sup>(7)</sup>	$V_{\text{CCP}}$ , $V_{\text{CCL}}$ , $V_{\text{CCR}}$ , $V_{\text{DD}}$	Bus-powered			3.2 3.35 3.5	
<b>TEMPERATURE RANGE</b>						
Operating temperature		−25			+85 °C	

(6) In USB suspended state.

(7)  $V_{\text{DD}}$ ,  $V_{\text{CCP}}$ ,  $V_{\text{CCL}}$ ,  $V_{\text{CCR}}$  pins. These pins work as output pins of internal power supply for bus-powered operation.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		PCM2704C, PCM2705C	UNITS °C/W
		DB	
		32 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	68.2	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	27.2	
$\theta_{JB}$	Junction-to-board thermal resistance	29.5	
$\Psi_{JT}$	Junction-to-top characterization parameter	2.7	
$\Psi_{JB}$	Junction-to-board characterization parameter	29.1	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	N/A	

(1) 有关传统和全新热度量的更多信息，请参阅 *IC 封装热度量 应用报告*（文献号：SPRA953）。


## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		PCM2706C, PCM2707C	UNITS °C/W
		PJT	
		32 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	TBD	°C/W
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	TBD	
$\theta_{JB}$	Junction-to-board thermal resistance	TBD	
$\Psi_{JT}$	Junction-to-top characterization parameter	TBD	
$\Psi_{JB}$	Junction-to-board characterization parameter	TBD	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	TBD	


(1) 有关传统和全新热度量的更多信息，请参阅 *IC 封装热度量 应用报告*（文献号：SPRA953）。

## DEVICE INFORMATION

PCM2704C, PCM2705C  
DB PACKAGE  
(TOP VIEW)



PCM2706C, PCM2707C  
PJT PACKAGE  
(TOP VIEW)



**Table 1. Pin Descriptions: DB Package (PCM2704C/PCM2705C)**

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGNDL	12	—	Analog ground for headphone amplifier of L-channel
AGNDR	17	—	Analog ground for headphone amplifier of R-channel
CK	2	O	Clock output for external ROM (PCM2704C). Must be left open (PCM2705C).
D+	9	I/O	USB differential input/output plus <sup>(1)</sup>
D-	8	I/O	USB differential input/output minus <sup>(1)</sup>
DGND	6	—	Digital ground
DOUT	5	O	S/PDIF output
DT	3	I/O	Data input/output for external ROM (PCM2704C). Must be left open with pull-up resistor (PCM2705C). <sup>(1)</sup>
HID0/MS	22	I	HID key state input (mute), active high (PCM2704C). MS input (PCM2705C). <sup>(2)</sup>
HID1/MC	23	I	HID key state input (volume up), active high (PCM2704C). MC input (PCM2705C). <sup>(2)</sup>
HID2/MD	24	I	HID key state input (volume down), active high (PCM2704C). MD input (PCM2705C). <sup>(2)</sup>
HOST	21	I	Host detection during self-powered operation (connect to V <sub>BUS</sub> ). Max power select during bus-powered operation (low: 100 mA, high: 500 mA). <sup>(3)</sup>
PGND	19	—	Analog ground for DAC, OSC, and PLL
PSEL	4	I	Power source select (low: self-power, high: bus-power) <sup>(1)</sup>
SSPND	27	O	Suspend flag, active low (low: suspend, high: operational)
TEST0	26	I	Test pin. Must be set high <sup>(1)</sup>
TEST1	25	I	Test pin. Must be set high <sup>(1)</sup>
V <sub>BUS</sub>	10	—	Connect to USB power (V <sub>BUS</sub> ) for bus-powered operation. Connect to V <sub>DD</sub> for self-powered operation.
V <sub>CCL</sub>	13	—	Analog power supply for headphone amplifier of L-channel <sup>(4)</sup>
V <sub>CCP</sub>	20	—	Analog power supply for DAC, OSC, and PLL <sup>(4)</sup>
V <sub>CCR</sub>	16	—	Analog power supply for headphone amplifier of R-channel <sup>(4)</sup>
V <sub>COM</sub>	18	—	Common voltage for DAC (V <sub>CCP</sub> /2). Connect decoupling capacitor to PGND.
V <sub>DD</sub>	7	—	Digital power supply <sup>(4)</sup>
V <sub>OUTL</sub>	14	O	DAC analog output for L-channel
V <sub>OUTR</sub>	15	O	DAC analog output for R-channel
XTI	28	I	Crystal oscillator input <sup>(1)</sup>
XTO	1	O	Crystal oscillator output
ZGND	11	—	Ground for internal regulator

(1) LV-TTL level.

(2) LV-TTL level with internal pulldown.

(3) LV-TTL level, 5-V tolerant.

(4) Connect decoupling capacitor to GND. Supply 3.3 V for self-powered applications.

**Table 2. Pin Descriptions: PJT Package (PCM2706C/PCM2707C)**

TERMINAL NAME	NO.	I/O	DESCRIPTION
AGNDL	26	—	Analog ground for headphone amplifier of L-channel
AGNDR	31	—	Analog ground for headphone amplifier of R-channel
CK	14	O	Clock output for external ROM (PCM2706C). Must be left open (PCM2707C).
D+	23	I/O	USB differential input/output plus <sup>(1)</sup>
D-	22	I/O	USB differential input/output minus <sup>(1)</sup>
DGND	20	—	Digital ground
DOUT	17	O	S/PDIF output/I <sup>2</sup> S data output
DT	15	I/O	Data input/output for external ROM (PCM2706C). Must be left open with pull-up resistor (PCM2707C). <sup>(1)</sup>
FSEL	9	I	Function select (low: I <sup>2</sup> S data output, high: S/PDIF output) <sup>(1)</sup>
FUNC0	5	I/O	HID key state input (next track), active high (FSEL = 1). I <sup>2</sup> S LR clock output (FSEL = 0). <sup>(2)</sup>
FUNC1	19	I/O	HID key state input (previous track), active high (FSEL = 1). I <sup>2</sup> S bit clock output (FSEL = 0). <sup>(2)</sup>
FUNC2	18	I/O	HID key state input (stop), active high (FSEL = 1). I <sup>2</sup> S system clock output (FSEL = 0). <sup>(2)</sup>
FUNC3	4	I	HID key state input (play/pause), active high (FSEL = 1). I <sup>2</sup> S data input (FSEL = 0). <sup>(2)</sup>
HID0/MS	6	I	HID key state input (mute), active high (PCM2706C). MS input (PCM2707C). <sup>(2)</sup>
HID1/MC	7	I	HID key state input (volume up), active high (PCM2706C). MC input (PCM2707C). <sup>(2)</sup>
HID2/MD	8	I	HID key state input (volume down), active high (PCM2706C). MD input (PCM2707C). <sup>(2)</sup>
HOST	3	I	Host detection during self-powered operation (connect to V <sub>BUS</sub> ). Max power select during bus-powered operation. (low: 100 mA, high: 500 mA). <sup>(3)</sup>
PGND	1	—	Analog ground for DAC, OSC, and PLL
PSEL	16	I	Power source select (low: self-power, high: bus-power) <sup>(1)</sup>
SSPND	11	O	Suspend flag, active low (low: suspend, high: operational)
TEST	10	I	Test pin. Must be set high <sup>(1)</sup>
V <sub>BUS</sub>	24	—	Connect to USB power (V <sub>BUS</sub> ) for bus-powered operation. Connect to V <sub>DD</sub> for self-powered operation.
V <sub>CCL</sub>	27	—	Analog power supply for headphone amplifier of L-channel <sup>(4)</sup>
V <sub>CCP</sub>	2	—	Analog power supply for DAC, OSC, and PLL <sup>(4)</sup>
V <sub>CCR</sub>	30	—	Analog power supply for headphone amplifier of R-channel <sup>(4)</sup>
V <sub>COM</sub>	32	—	Common voltage for DAC (V <sub>CCP</sub> /2). Connect decoupling capacitor to PGND.
V <sub>DD</sub>	21	—	Digital power supply <sup>(4)</sup>
V <sub>OUTL</sub>	28	O	DAC analog output for L-channel
V <sub>OUTR</sub>	29	O	DAC analog output for R-channel
XTI	12	I	Crystal oscillator input <sup>(1)</sup>
XTO	13	O	Crystal oscillator output
ZGND	25	—	Ground for internal regulator

(1) LV-TTL level.


(2) LV-TTL level with internal pulldown.

(3) LV-TTL level, 5-V tolerant.

(4) Connect decoupling capacitor to GND. Supply 3.3 V for self-powered applications.

## FUNCTIONAL BLOCK DIAGRAMS

### PCM2704C/PCM2705C




(1) Applies to PCM2704CDB.

(2) Applies to PCM2705CDB.

**Figure 1.**

## PCM2706C/PCM2707C



(1) Applies to PCM2706CPJT.


(2) Applies to PCM2707CPJT.

Figure 2.


### TYPICAL CHARACTERISTICS: INTERNAL FILTER

All specifications at  $T_A = 25^\circ\text{C}$ ,  $V_{\text{BUS}} = 5 \text{ V}$ ,  $f_S = 44.1 \text{ kHz}$ ,  $f_{\text{IN}} = 1 \text{ kHz}$ , 16-bit data (unless otherwise noted).

#### DAC Digital Interpolation Filter Frequency Response




**Figure 3. Frequency Response**




**Figure 4. Passband Ripple**

#### DAC Analog Low-Pass Filter Frequency Response



**Figure 5. Passband Characteristics**



**Figure 6. Stop Band Characteristics**

## TYPICAL CHARACTERISTICS: GENERAL

All specifications at  $T_A = +25^\circ\text{C}$ ,  $V_{\text{BUS}} = 5 \text{ V}$ ,  $f_S = 44.1 \text{ kHz}$ ,  $f_{\text{IN}} = 1 \text{ kHz}$ , and 16-bit data (unless otherwise noted).




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.






Figure 12.

### TYPICAL CHARACTERISTICS: GENERAL (continued)


All specifications at  $T_A = +25^\circ\text{C}$ ,  $V_{\text{BUS}} = 5 \text{ V}$ ,  $f_S = 44.1 \text{ kHz}$ ,  $f_{\text{IN}} = 1 \text{ kHz}$ , and 16-bit data (unless otherwise noted).




**Figure 13.**




**Figure 14.**




**Figure 15.**



**Figure 16.**



**Figure 17.**



**Figure 18.**

### TYPICAL CHARACTERISTICS: GENERAL (continued)

All specifications at  $T_A = +25^\circ\text{C}$ ,  $V_{\text{BUS}} = 5 \text{ V}$ ,  $f_S = 44.1 \text{ kHz}$ ,  $f_{\text{IN}} = 1 \text{ kHz}$ , and 16-bit data (unless otherwise noted).




Figure 19.




Figure 20.




Figure 21. Output Spectrum (-60 dB, N = 8192)




Figure 22. Output Spectrum (-60 dB, N = 8192)

## DETAILED DESCRIPTION

### Clock and Reset

For both USB and audio functions, the PCM2704C/5C/6C/7C require a 12-MHz ( $\pm 500$  ppm) clock that can be generated by the onboard oscillator using a 12-MHz crystal resonator. The 12-MHz crystal resonator must be connected to the XTI pin (pin 28 for the PCM2704C/5C, pin 12 for the PCM2706C/7C) and the XTO pin (pin 1 for the PCM2704C/5C, pin 13 for the PCM2706C/7C) with one large ( $1\text{-M}\Omega$ ) resistor and two small capacitors; the capacitance of these components depends on the specified load capacitance of the crystal resonator. An external clock can be supplied from XTI (pin 28 for the PCM2704C/5C, pin 12 for the PCM2706C/7C). If an external clock is supplied, XTO (pin 1 for the PCM2704C/5C, pin 13 for the PCM2706C/7C) must be left open. No clock disabling pin is provided; therefore, it is not recommended to use the external clock supply. SSPND (pin 27 for the PCM2704C/5C, pin 11 for the PCM2706C/7C) cannot use clock disabling.

The PCM2704C/5C/6C/7C have an internal power-on reset circuit, and it works automatically when  $V_{DD}$  (pin 7 for the PCM2704C/5C, pin 21 for the PCM2706C/7C) exceeds 2-V typical (1.6 V to 2.4 V), which is equivalent to  $V_{BUS}$  (pin 10 for the PCM2704C/5C, pin 24 for the PCM2706C/7C) exceeding 3-V typical for bus-powered applications. Approximately 700  $\mu\text{s}$  is required until an internal reset release occurs.

### Operation Mode Selection

The PCM2704C/5C/6C/7C have the following mode-select pins.

#### Power Configuration Select/Host Detection

PSEL (pin 4 for the PCM2704C/5C, pin 16 for the PCM2706C/7C) is dedicated to selecting the power source. This selection affects the configuration descriptor. While in bus-powered operation, the maximum power consumption from  $V_{BUS}$  is determined by the HOST pin (pin 21 for the PCM2704C/5C, pin 3 for the PCM2706C/7C). For self-powered operation, the HOST pin must be connected to  $V_{BUS}$  of the USB bus with a pulldown resistor to detect attach and detach. (To avoid excessive suspend current, the pulldown should be a high-value resistor.) [Table 3](#) summarizes the power configuration select options.

**Table 3. Power Configuration Select**

PSEL	DESCRIPTION
0	Self-powered
1	Bus-powered
HOST	DESCRIPTION
0	Detached from USB (self-powered)/100 mA (bus-powered)
1	Attached to USB (self-powered)/500 mA (bus-powered)

### Function Select (PCM2706C/7C Only)

FSEL (pin 9) determines the function of the FUNC0–FUNC3 pins (pins 4, 5, 18, and 19) and DOUT (pin 17). When the I<sup>2</sup>S interface is required, FSEL must be low. Otherwise, FSEL must be high. [Table 4](#) lists the functionality of the FUNC0–FUNC3 pins, based on the FSEL pin.

**Table 4. Function Select**

FSEL	DOUT	FUNC0	FUNC1	FUNC2	FUNC3
0	Data out (I <sup>2</sup> S)	LRCK (I <sup>2</sup> S)	BCK (I <sup>2</sup> S)	SYSCK (I <sup>2</sup> S)	Data in (I <sup>2</sup> S)
1	S/PDIF data	Next track (HID) <sup>(1)</sup>	Previous track (HID) <sup>(1)</sup>	Stop (HID) <sup>(1)</sup>	Play/pause (HID) <sup>(1)</sup>

(1) Valid on the PCM2706C only; no function assigned on the PCM2707C.

## USB Interface

Control data and audio data are transferred to the PCM2704C/5C/6C/7C via the D+ pin (pin 9 for the PCM2704C/5C, pin 23 for the PCM2706C/7C) and D– pin (pin 8 for the PCM2704C/5C, pin 22 for the PCM2706C/7C). D+ should be pulled up with a 1.5-k $\Omega$  ( $\pm 5\%$ ) resistor. To avoid back voltage in self-powered operation, the device must not provide power to the pull-up resistor on D+ while V<sub>BUS</sub> of the USB port is inactive.

All data to/from the PCM2704C/5C/6C/7C are transferred at full speed. The information shown in [Table 5](#) is provided in the device descriptor. Some parts of the device descriptor can be modified through external ROM (PCM2704C/6C) or SPI™ (PCM2705C/7C).

**Table 5. Device Descriptor**

DEVICE DESCRIPTOR	DESCRIPTION
USB revision	1.1 compliant
Device class	0x00 (device defined interface level)
Device subclass	0x00 (not specified)
Device protocol	0x00 (not specified)
Max packet size for endpoint 0	8 bytes
Vendor ID	0x08BB (default value, can be modified)
Product ID	0x27C4/0x27C5/0x27C6/0x27C7 (These values correspond to the model number, and the value can be modified.)
Device release number	1.0 (0x0100)
Number of configurations	1
Vendor strings	BurrBrown from Texas Instruments (default value, can be modified)
Product strings	USB AUDIO DAC (default value, can be modified)
Serial number	Not supported

The information given in [Table 6](#) is contained in the configuration descriptor. Some parts of the configuration descriptor can be modified through external ROM (PCM2704C/6C) or SPI (PCM2705C/7C).

**Table 6. Configuration Descriptor**

CONFIGURATION DESCRIPTOR	DESCRIPTION
Interface	Three interfaces
Power attribute	0x80 or 0xC0 (bus-powered or self-powered, depending on PSEL; no remote wake up. This value can be modified.)
Max power	0x0A, 0x32, or 0xFA (20 mA for self-powered, 100 mA or 500 mA for bus-powered, depending on PSEL and HOST. This value can be modified.)


The information listed in [Table 7](#) is contained in the string descriptor. Some parts of the string descriptor can be modified through external ROM (PCM2704C/6C) or SPI (PCM2705C/7C).

**Table 7. String Descriptor**

STRING DESCRIPTOR	DESCRIPTION
#0	0x0409
#1	BurrBrown from Texas Instruments (default value, can be modified)
#2	USB AUDIO DAC (default value, can be modified)

## Device Configuration

Figure 23 illustrates the USB audio function topology. The PCM2704C/5C/6C/7C have three interfaces. Each interface is enabled by different alternative settings.



**Figure 23. USB Audio Function Topology**

### Interface #0 (Default/Control Interface)

Interface #0 is the control interface. Setting #0 is the only possible setting for interface #0. Setting #0 describes the standard audio control interface. The audio control interface consists of a terminal. The PCM2704C/5C/6C/7C have three terminals:

- Input terminal (IT #1) for isochronous-out stream
- Output terminal (OT #2) for audio analog output
- Feature unit (FU #3) for DAC digital attenuator

Input terminal #1 is defined as a USB stream (terminal type 0x0101). Input terminal #1 can accept two-channel audio streams consisting of left and right channels. Output terminal #2 is defined as a speaker (terminal type 0x0301). Feature unit #3 supports these sound control features:

- Volume control
- Mute control

The built-in digital volume controller can be manipulated by an audio-class-specific request from 0 dB to -64 dB in steps of 1 dB. Changes are made by incrementing or decrementing one step (that is, 1 dB) for every  $1/f_S$  time interval, until the volume level reaches the requested value. Each channel can be set to a separate value. The master volume control is not supported. A request to the master volume is stalled and ignored. The built-in digital mute controller can be manipulated by an audio-class-specific request. A master mute control request is acceptable. A mute control request to an individual channel is stalled and ignored. The digital volume control does not affect either the S/PDIF or I<sup>2</sup>S outputs (PCM2706C/7C only).

**Interface #1 (Isochronous-Out Interface)**

Interface #1 is for the audio-streaming data-out interface. Interface #1 has the alternative settings described in [Table 8](#). Alternative setting #0 is the zero-bandwidth setting. All other alternative settings are operational settings.

**Table 8. Interface #1 Parameters**

ALTERNATIVE SETTING	DATA FORMAT			TRANSFER MODE	SAMPLING RATE (kHz)
00	Zero bandwidth				
01	16-bit	Stereo	Twos complement (PCM)	Adaptive	32, 44.1, 48
02	16-bit	Mono	Twos complement (PCM)	Adaptive	32, 44.1, 48

**Interface #2 (HID Interface)**

Interface #2 is the interrupt-data-in interface. The HID consumer control device consists of interface #2. Alternative setting #0 is the only possible setting for interface #2.

On the HID device descriptor, eight HID items are reported for any model, in any configuration.

**HID Items Reported****Basic HID Operation**

Interface #2 can report these three key statuses for any model. These statuses can be set by the HID0–HID2 pins (PCM2704C/6C) or the SPI port (PCM2705C/7C).

- Mute (0xE2)
- Volume up (0xE9)
- Volume down (0xEA)

**Extended HID Operation (PCM2705/6/7)**

By using the FUNC0–FUNC3 pins (PCM2706C) or the SPI port (PCM2705C/7C), these additional conditions can be reported to the host.

- Play/Pause (0xCD)
- Stop (0xB7)
- Previous (0xB6)
- Next (0xB5)

**Auxiliary HID Status Report (PCM2705C/7C)**

One additional HID status can be reported to the host though the SPI port. This status flag is defined by SPI command or external ROM. This definition must be described as on the report descriptor with a three-byte usage ID. *AL A/V Capture* (0x0193) is assigned as the default value for this status flag.

**Endpoints**

The PCM2704C/5C/6C/7C has three endpoints:

- Control endpoint (EP #0)
- Isochronous-out audio data-stream endpoint (EP #2)
- HID endpoint (EP #5)

The control endpoint is a default endpoint. The control endpoint controls all functions of the PCM2704C/5C/6C/7C by standard USB request and USB audio-class-specific request from the host. The isochronous-out audio data-stream endpoint is an audio sink endpoint that receives the PCM audio data. The isochronous-out audio data-stream endpoint accepts the adaptive transfer mode. The HID endpoint is an interrupt-in endpoint. The HID endpoint reports HID status every 10 ms.

The HID endpoint is defined as a consumer-control device. The HID function is designed as an independent endpoint from the isochronous-out endpoint. This configuration means that the effect of HID operation depends on the host software. Typically, the HID function controls the primary audio-out device.

## DAC

The PCM2704C/5C/6C/7C have a DAC that uses an oversampling technique with  $128-f_S$ , second-order, multi-bit noise shaping. This technique provides extremely low quantization noise in the audio band, and the built-in analog low-pass filter removes the high-frequency components of the noise-shaping signal. The DAC analog outputs,  $V_{OUTL}$  and  $V_{OUTR}$ , are sent through the headphone amplifier and can provide 12 mW at  $32\ \Omega$  as well as 1.8 V<sub>PP</sub> into a 10-kΩ load.

### Digital Audio Interface: S/PDIF Output

The PCM2704C/5C/6C/7C employ S/PDIF output. Isochronous-out data from the host are encoded to S/PDIF output DOUT, as well as to DAC analog outputs  $V_{OUTL}$  and  $V_{OUTR}$ . The interface format and timing follow the IEC-60958 standard. Monoaural data are converted to the stereo format at the same data rate. S/PDIF output is not supported in the I<sup>2</sup>S I/F enable mode. The implementation of this feature is optional. Note that it is the responsibility of the user to determine whether or not to implement this feature in the end application.

### Channel Status Information


Channel status information is fixed, and includes consumer application, PCM mode, copyright, and digital/digital converter data. All other bits are fixed as 0s, except for the sample frequency, which is set automatically according to the data received through the USB.

### Copyright Management

Digital audio data output always is encoded as original with SCMS control. Only one generation of digital duplication is allowed.

### Digital Audio Interface: I<sup>2</sup>S Interface Output (PCM2706C/7C)

The PCM2706C and PCM2707C can support the I<sup>2</sup>S interface, which is enabled by the FSEL pin (pin 9). In the I<sup>2</sup>S interface-enabled mode, pins 4, 18, 19, 5, and 17 are assigned as DIN, SYSCK, BCK, LRCK, and DOUT, respectively. These pins provide digital output/input data in the 16-bit I<sup>2</sup>S format, which also is accepted by the internal DAC. I<sup>2</sup>S interface format and timing are shown in [Figure 24](#), [Figure 25](#), and [Figure 26](#). [Table 9](#) and [Table 10](#) list the audio interface timing and audio clock timing characteristics, respectively.



**Figure 24. Audio Data Interface Format**




Figure 25. Audio Interface Timing

Table 9. Audio Interface Timing Characteristics<sup>(1)</sup>

SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{(BCY)}$	BCK pulse cycle time	300		ns
$t_{(BCH)}$	BCK pulse duration, high	100		ns
$t_{(BCL)}$	BCK pulse duration, low	100		ns
$t_{(BL)}$	LRCK delay time from BCK falling edge	-20	40	ns
$t_{(BD)}$	DOUT delay time from BCK falling edge	-20	40	ns
$t_{(LD)}$	DOUT delay time from LRCK edge	-20	40	ns
$t_{(DS)}$	DIN setup time	20		ns
$t_{(DH)}$	DIN hold time	20		ns

(1) Load capacitance of LRCK, BCK, and DOUT is 20 pF.




Figure 26. Audio Clock Timing

Table 10. Audio Clock Timing Characteristics<sup>(1)</sup>

SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{(SLL)}, t_{(SLH)}$	LRCK delay time from SYSCK rising edge	-5	10	ns
$t_{(SBL)}, t_{(SBH)}$	BCK delay time from SYSCK rising edge	-5	10	ns

(1) Load capacitance is 20 pF.

## descriptor data modification

The descriptor data can be modified through the I<sup>2</sup>C™ port by external ROM (PCM2704C/6C) or through the SPI port by an SPI host such as an MCU (PCM2705C/7C) under a particular configuration of the PSEL and HOST pins. Setting both the PSEL and the HOST pins high is necessary to modify the descriptor data; the D+ pin pull-up resistor must not be activated before programming the descriptor data through the external ROM or SPI port is completed. The descriptor data must be sent from an external ROM to the PCM2704C/6C or from the SPI host to the PCM2705C/7C in LSB first format, with a specified byte order. Additionally, the power attribute and max power contents must be consistent with the PSEL setting and the power usage from the USB V<sub>BUS</sub> of the end application. Therefore, descriptor data modification in self-powered configuration (PSEL = low) is not supported.

### External ROM Descriptor (PCM2704C/6C)

The PCM2704C/6C support an external ROM interface to override internal descriptors. Pin 3 (for the PCM2704C) or pin 15 (for the PCM2706C) is assigned as DT (serial data), and pin 2 (for the PCM2704C) or pin 14 (for the PCM2706C) is assigned as CK (serial clock) of the I<sup>2</sup>C interface when using the external ROM descriptor. Descriptor data are transferred from the external ROM to the PCM2704C/6C through the I<sup>2</sup>C interface the first time when the device is activate after a power-on reset. Before completing a read of the external ROM, the PCM2704C/6C reply with NACK for any USB command request from the host to the device itself. The descriptor data, which can be in the external ROM, must meet these parameters:

- String descriptors must be described in ANSI ASCII code (1 byte for each character).
- String descriptors are converted automatically to unicode strings for transmission to the host.
- The device address of the external ROM is fixed as 0xA0.

The data bits must be sent from LSB to MSB on the I<sup>2</sup>C bus. This condition means that each byte of data must be stored with its bits in reverse order. A read operation is performed at a frequency of XT/384 (approximately 30 kHz). The power attribute and max power contents must be consistent with the end application circuit configuration (the PSEL setting and the actual power usage from V<sub>BUS</sub> of the USB connector); otherwise, it may cause improper or unexpected PCM2704C/6C operation.

The data must be stored from address 0x00 and must consist of 57 bytes, according to the parameters listed below:

- Vendor ID (2 bytes)
- Product ID (2 bytes)
- Product string (16 bytes in ANSI ASCII code)
- Vendor string (32 bytes in ANSI ASCII code)
- Power attribute (1 byte)
- Max power (1 byte)
- Auxiliary HID usage ID in report descriptor (3 bytes)

Figure 27 illustrates the timing for an external ROM read operation. The timing characteristics are summarized in Table 11.





Figure 27. External ROM Read Operation

Table 11. External ROM Read Operation Characteristics

M	M	M	S	S	M	S	M	S	M	S	M	M
S	Device address	R/W	ACK	DATA	ACK	DATA	ACK	...	NACK	P		

Figure 28 shows the timing for an external ROM read interface. The respective timing characteristics are summarized in Table 12.



**Figure 28. External ROM Read Interface Timing Requirements**

**Table 12. External ROM Read Interface Timing Characteristics**

SYMBOL	PARAMETER	MIN	MAX	UNIT
$f_{(CK)}$	CK clock frequency		100	kHz
$t_{(BUF)}$	Bus free time between a STOP and a START condition	4.7		$\mu s$
$t_{(LOW)}$	Low period of the CK clock	4.7		$\mu s$
$t_{(HI)}$	High period of the CK clock	4		$\mu s$
$t_{(RS-SU)}$	Setup time for START/repeated START condition	4.7		$\mu s$
$t_{(S-HD)}t_{(RS-HD)}$	Hold time for START/repeated START condition	4		$\mu s$
$t_{(D-SU)}$	Data setup time	250		ns
$t_{(D-HD)}$	Data hold time	0	900	ns
$t_{(CK-R)}$	Rise time of CK signal	$20 + 0.1 C_B$	1000	ns
$t_{(CK-F)}$	Fall time of CK signal	$20 + 0.1 C_B$	1000	ns
$t_{(DT-R)}$	Rise time of DT signal	$20 + 0.1 C_B$	1000	ns
$t_{(DT-F)}$	Fall time of DT signal	$20 + 0.1 C_B$	1000	ns
$t_{(P-SU)}$	Setup time for STOP condition	4		$\mu s$
$C_B$	Capacitive load for DT and CK lines		400	pF
$V_{NH}$	Noise margin at high level for each connected device (including hysteresis)	$0.2 V_{DD}$		V

## External ROM Example

### External ROM data (sample set)

```
0xBB, 0x08, 0x04, 0x27,  
0x50, 0x72, 0x6F, 0x64, 0x75, 0x63, 0x74, 0x20, 0x73, 0x74, 0x72, 0x69, 0x6E, 0x67, 0x73, 0x2E,  
0x56, 0x65, 0x6E, 0x64, 0x6F, 0x72, 0x20, 0x73, 0x74, 0x72, 0x69, 0x6E, 0x67, 0x73, 0x20, 0x61,  
0x72, 0x65, 0x20, 0x70, 0x6C, 0x61, 0x63, 0x65, 0x64, 0x20, 0x68, 0x65, 0x72, 0x65, 0x2E, 0x20,  
0x80,  
0x7D,  
0x0A, 0x93, 0x01
```

### Explanation

Data are stored beginning at address 0x00.

**Vendor ID:** 0x08BB

**Product ID:** 0x2704

**Product string:** Product strings (16 bytes).

**Vendor string:** Vendor strings are placed here (32 bytes, 31 visible characters are followed by 1 space).

**Power attribute (bmAttribute):** 0x80 (Bus-powered).


**Max power (maxPower):** 0x7D (250 mA).

**Auxiliary HID usage ID:** 0x0A, 0x93, 0x01 (AL A/V capture).

Note that the data bits must be sent from LSB to MSB on the I<sup>2</sup>C bus. Therefore, each data byte must be stored with its bits in reverse order.

## Serial Programming Interface (PCM2705C/7C)

The PCM2705C/7C supports a serial interface (SPI) to program the descriptor and to set the HID state. Descriptor data are described in the [External ROM Descriptor](#) section. [Figure 29](#) illustrates the SPI timing; [Table 13](#) lists the respective timing characteristics.




**Figure 29. SPI Timing Diagram**

**Table 13. SPI Timing Characteristics**


SYMBOL	PARAMETER	MIN	MAX	UNIT
$t_{(MCY)}$	MC pulse cycle time	100		ns
$t_{(MCL)}$	MC low-level time	50		ns
$t_{(MCH)}$	MC high-level time	50		ns
$t_{(MHH)}$	MS high-level time	100		ns
$t_{(MLS)}$	MS falling edge to MC rising edge	20		ns
$t_{(MLH)}$	MS hold time	20		ns
$t_{(MDH)}$	MD hold time	15		ns
$t_{(MDS)}$	MD setup time	20		ns

[Figure 30](#) shows the SPI write timing sequence.

(1) Single Write Operation



(2) Continuous Write Operation



**Figure 30. SPI Write Operation**

**SPI Register (PCM2705C/7C)****Table 14. SPI Register Description**

B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	0	0	0	ST	0	ADDR	0	D0	D1	D2	D3	D4	D5	D6	D7

**D[7:0] Function of the lower 8 bits depends on the value of the ST (B11) bit.**

ST = 0 (HID status write)

- D7 Reports MUTE HID status to the host (active high)
- D6 Reports volume-up HID status to the host (active high)
- D5 Reports volume-down HID status to the host (active high)
- D4 Reports next-track HID status to the host (active high)
- D3 Reports previous-track HID status to the host (active high)
- D2 Reports stop HID status to the host (active high)
- D1 Reports play/pause HID status to the host (active high)
- D0 Reports extended command status to the host (active high)

ST = 1 (ROM data write)

D[7:0] Internal descriptor ROM data, D0:LSB, D7:MSB

Contents of the power attribute and max power must be consistent with the actual application circuit configuration (the PSEL setting and the actual power usage from V<sub>BUS</sub> of the USB connector); otherwise, it may cause improper or unexpected PCM2705C/7C operation.

**ADDR Starts write operation for internal descriptor reprogramming (active high)**

This bit resets the descriptor ROM address counter and indicates that subsequent words should be ROM data (described in the [External ROM Example](#) section). 456 bits of ROM data must be continuously followed after this bit has been asserted. The data bits must be sent from LSB (D0) to MSB (D7).

To set ADDR high, ST must be set low. Note that the lower 8 bits are still active as an HID status write when ST is set low.

**ST Determines the function of the lower 8-bit data.** [Table 15](#) summarizes the functionality of ST and ADDR bit combinations.

- 0: HID status write
- 1: Descriptor ROM data write

**Table 15. Functionality of ST and ADDR Bit Combinations**


ST	ADDR	FUNCTION
0	0	HIS status write
0	1	HIS status write and descriptor ROM address reset
1	0	Descriptor ROM data write
1	1	Reserved

## USB Host Interface Sequence

### Power-On, Attach, and Playback Sequence

The PCM2704C/5C/6C/7C are ready for setup when the reset sequence has finished and the USB bus is attached. After a connection has been established (through the set-up process), the PCM2704C/5C/6C/7C are ready to accept USB audio data. While waiting for the audio data (that is, the device is in an idle state), the analog output is set to bipolar zero (BPZ).


Upon receiving the audio data, the PCM2704C/5C/6C/7C stores the first audio packet into the internal storage buffer. The packet contains 1 ms of audio data. The PCM2704C/5C/6C/7C start playing the audio data after detecting the next subsequent start-of-frame (SOF) packet. [Figure 31](#) shows the initial operation sequence for the device.



**Figure 31. Initial Sequence**

### Play, Stop, and Detach Sequence


When the host finishes or aborts playback, the PCM2704C/5C/6C/7C stop playing after the last audio data output is complete. [Figure 32](#) illustrates the play, stop, and detach sequence.



**Figure 32. Play, Stop, and Detach Sequence**

### Suspend and Resume Sequence

The PCM2704C/5C/6C/7C enter a suspended state after the USB bus has been in a constant idle state for approximately 5 ms. While the PCM2704C/5C/6C/7C are in this suspended state, the SSPND flag (pin 27 for the PCM2704C/5C, pin 11 for the PCM2706C/7C) is asserted. The PCM2704C/5C/6C/7C wake up immediately when detecting a non-idle state on the USB bus. [Figure 33](#) shows the operating sequence for the suspend and resume process.



**Figure 33. Suspend and Resume**


## EXAMPLE CIRCUITS

### Operating Environment

For current information on the PCM2704C/2705C/2706C/2707C operating environments, see the *Updated Operating Environments for PCM270X, PCM290X Applications* application report, [SLAA374](#), available through the TI website at [www.ti.com](http://www.ti.com).

### Typical Circuit Connection 1: USB Speaker

[Figure 34](#) illustrates a typical circuit connection for an internal-descriptor, bus-powered, 500-mA application.



NOTE: X<sub>1</sub>: 12-MHz crystal resonator. C<sub>1</sub>, C<sub>2</sub>: 10-pF to 33-pF capacitors (depending on load capacitance of crystal resonator). C<sub>3</sub> to C<sub>7</sub>: 1-μF ceramic capacitors. C<sub>8</sub>: 10-μF electrolytic capacitor. C<sub>9</sub>, C<sub>10</sub>: 100-μF electrolytic capacitors (depending on tradeoff between required frequency response and discharge time for resume). C<sub>11</sub>, C<sub>12</sub>: 0.022-μF ceramic capacitors. C<sub>13</sub>, C<sub>14</sub>: 1-μF electrolytic capacitors. R<sub>1</sub>: 1-MΩ resistor. R<sub>2</sub>, R<sub>3</sub>: 1.5-kΩ resistors. R<sub>4</sub>: 22-Ω resistors. R<sub>5</sub>, R<sub>6</sub>: 16-Ω resistors. R<sub>7</sub>, R<sub>8</sub>: 330-Ω resistors (depending on tradeoff between required THD performance and pop-noise level for suspend).

(1) Output impedance of V<sub>OUTL</sub> and V<sub>OUTR</sub> during suspended mode or lack of power supply is 26 kΩ ±20%, which is the discharge path for C<sub>9</sub> and C<sub>10</sub>.

(2) Descriptor programming through external ROM is only available when PSEL and HOST are high.

(3) External ROM power can be supplied from V<sub>CCP</sub>, but any other active component must not use V<sub>CCP</sub>, V<sub>CCL</sub>, V<sub>CCR</sub>, or V<sub>DD</sub> as a power source.


**Figure 34. Bus-Powered Application**

### NOTE

The circuit illustrated in [Figure 34](#) is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.

## Typical Circuit Connection 2: Remote Headphone

Figure 35 illustrates a typical circuit connection for a bus-powered, 100-mA headphone with seven HIDs.



NOTE: X<sub>1</sub>: 12-MHz crystal resonator. C<sub>1</sub>, C<sub>2</sub>: 10-pF to 33-pF capacitors (depending on load capacitance of crystal resonator). C<sub>3</sub> to C<sub>5</sub>, C<sub>7</sub>, C<sub>8</sub>: 1-μF ceramic capacitors. C<sub>6</sub>: 10-μF electrolytic capacitor. C<sub>9</sub>, C<sub>10</sub>: 100-μF electrolytic capacitors (depending on required frequency response). C<sub>11</sub>, C<sub>12</sub>: 0.022-μF ceramic capacitors. R<sub>1</sub>: 1-MΩ resistor. R<sub>2</sub>, R<sub>11</sub>: 1.5-kΩ resistors. R<sub>3</sub>, R<sub>4</sub>: 22-Ω resistors. R<sub>5</sub>, R<sub>6</sub>: 16-Ω resistors. R<sub>7</sub> to R<sub>10</sub>: 3.3-kΩ resistors.

(1) Output impedance of V<sub>OUTL</sub> and V<sub>OUTR</sub> during suspend mode or lack of power supply is 26 kΩ ±20%, which is the discharge path for C<sub>9</sub> and C<sub>10</sub>.

(2) Descriptor programming through external ROM is only available when PSEL and HOST are high.

(3) External ROM power can be supplied from V<sub>CCP</sub>, but any other active component must not use V<sub>CCP</sub>, V<sub>CCL</sub>, V<sub>CCR</sub>, or V<sub>DD</sub> as a power source.


Figure 35. Bus-Powered Application

### NOTE

The circuit illustrated in Figure 35 is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.

### Typical Circuit Connection 3: DSP Surround Processing Amplifier

Figure 36 illustrates a typical circuit connection for an I<sup>2</sup>S- and SPI-enabled self-powered application.



NOTE: X<sub>1</sub>: 12-MHz crystal resonator. C<sub>1</sub>, C<sub>2</sub>: 10-pF to 33-pF capacitors (depending on load capacitance of crystal resonator). C<sub>3</sub>, C<sub>4</sub>: 1- $\mu$ F ceramic capacitors. C<sub>5</sub>, C<sub>7</sub>: 0.1- $\mu$ F ceramic capacitor and 10- $\mu$ F electrolytic capacitor. C<sub>6</sub>: 10- $\mu$ F electrolytic capacitors. C<sub>8</sub>, C<sub>9</sub>: 100- $\mu$ F electrolytic capacitors (depending on required frequency response). C<sub>10</sub>, C<sub>11</sub>: 0.022- $\mu$ F ceramic capacitors. R<sub>1</sub>, R<sub>12</sub>: 1-M $\Omega$  resistors. R<sub>2</sub>, R<sub>5</sub>: 1.5-k $\Omega$  resistors. R<sub>3</sub>, R<sub>4</sub>: 22- $\Omega$  resistors. R<sub>6</sub>, R<sub>7</sub>: 16- $\Omega$  resistors. R<sub>8</sub>to R<sub>11</sub>: 3.3-k $\Omega$  resistors.

(1) Output impedance of V<sub>OUTL</sub> and V<sub>OUTR</sub> during suspend mode or lack of power supply is 26 k $\Omega$   $\pm$ 20%, which is the discharge path for C<sub>8</sub> and C<sub>9</sub>.

(2) Descriptor programming through SPI is only available when PSEL and HOST are high.

(3) D+ pull-up must not be activated (high: 3.3 V) while the device is detached from USB or power supply is not applied on V<sub>DD</sub> and V<sub>VCCR</sub>. V<sub>BUS</sub> of USB (5 V) can be used to detect USB power status.

(4) MS must be high until the PCM2707C power supply is ready and the SPI host (the DSP) is ready to send data. Also, the SPI host must handle the D+ pull-up if the descriptor is programmed through the SPI. D+ pull-up must not be activated (high = 3.3 V) before programming of the PCM2707C through the SPI is complete.

**Figure 36. Self-Powered Application**

#### NOTE

The circuit illustrated in Figure 36 is for information only. The entire board design should be considered to meet the USB specification as a USB-compliant product.

## REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (August 2011) to Revision A	Page
• Changed 产品状态从混合状态改为生产数据 .....	1
• Changed 特性部分显示与 USB2.0 技术规格完全兼容 (但是仍使用 USB1.1 描述符) .....	1
• Changed 说明部分显示 USB2.0 兼容性 (USB1.1 已经被纳入 2.0 技术规范) .....	1

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
PCM2704CDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2704C	<b>Samples</b>
PCM2704CDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2704C	<b>Samples</b>
PCM2705CDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2705C	<b>Samples</b>
PCM2705CDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2705C	<b>Samples</b>
PCM2706CPJT	ACTIVE	TQFP	PJT	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2706C	<b>Samples</b>
PCM2706CPJTR	ACTIVE	TQFP	PJT	32	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2706C	<b>Samples</b>
PCM2707CPJT	ACTIVE	TQFP	PJT	32	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2707C	<b>Samples</b>
PCM2707CPJTR	ACTIVE	TQFP	PJT	32	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	PCM2707C	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

## PACKAGE OPTION ADDENDUM

11-Apr-2013


- (4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCM2705CDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
PCM2706CPJTR	TQFP	PJT	32	1000	330.0	16.8	9.6	9.6	1.5	12.0	16.0	Q2
PCM2707CPJTR	TQFP	PJT	32	1000	330.0	16.8	9.6	9.6	1.5	12.0	16.0	Q2


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCM2705CDBR	SSOP	DB	28	2000	367.0	367.0	38.0
PCM2706CPJTR	TQFP	PJT	32	1000	367.0	367.0	38.0
PCM2707CPJTR	TQFP	PJT	32	1000	367.0	367.0	38.0

## PJT (S-PQFP-N32)

## PLASTIC QUAD FLATPACK




NOTES: A. All linear dimensions are in millimeters.  
B. This drawing is subject to change without notice.  
C. Falls within JEDEC MS-026

## DB (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
  - D. Falls within JEDEC MO-150

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 **JESD46** 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 **JESD48** 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

**TI** 保证其所销售的组件的性能符合产品销售时 **TI** 半导体产品销售条件与条款的适用规范。仅在 **TI** 保证的范围内, 且 **TI** 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

**TI** 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 **TI** 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

**TI** 不对任何 **TI** 专利权、版权、屏蔽作品权或其它与使用了 **TI** 组件或服务的组合设备、机器或流程相关的 **TI** 知识产权中授予的直接或隐含权限作出任何保证或解释。**TI** 所发布的与第三方产品或服务有关的信息, 不能构成从 **TI** 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 **TI** 的专利权或其它知识产权方面的许可。

对于 **TI** 的产品手册或数据表中 **TI** 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。**TI** 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 **TI** 组件或服务时, 如果对该组件或服务参数的陈述与 **TI** 标明的参数相比存在差异或虚假成分, 则会失去相关 **TI** 组件或服务的所有暗示或暗示授权, 且这是不正当的、欺诈性商业行为。**TI** 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 **TI** 提供, 但他们将独自负责满足与其产品及在其应用中使用 **TI** 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 **TI** 组件而对 **TI** 及其代理造成任何损失。

在某些场合中, 为了推进安全相关应用有可能对 **TI** 组件进行特别的促销。**TI** 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

**TI** 组件未获得用于 **FDA Class III** (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 **TI** 特别注明属于军用等级或“增强型塑料”的 **TI** 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 **TI** 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独自负责满足与此类使用相关的所有法律和法规要求。

**TI** 已明确指定符合 **ISO/TS16949** 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 **ISO/TS16949** 要求, **TI** 不承担任何责任。

产品	应用
数字音频 <a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>	通信与电信 <a href="http://www.ti.com.cn/telecom">www.ti.com.cn/telecom</a>
放大器和线性器件 <a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>	计算机及周边 <a href="http://www.ti.com.cn/computer">www.ti.com.cn/computer</a>
数据转换器 <a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>	消费电子 <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
DLP® 产品 <a href="http://www.dlp.com">www.dlp.com</a>	能源 <a href="http://www.ti.com/energy">www.ti.com/energy</a>
DSP - 数字信号处理器 <a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>	工业应用 <a href="http://www.ti.com.cn/industrial">www.ti.com.cn/industrial</a>
时钟和计时器 <a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>	医疗电子 <a href="http://www.ti.com.cn/medical">www.ti.com.cn/medical</a>
接口 <a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>	安防应用 <a href="http://www.ti.com.cn/security">www.ti.com.cn/security</a>
逻辑 <a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>	汽车电子 <a href="http://www.ti.com.cn/automotive">www.ti.com.cn/automotive</a>
电源管理 <a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>	视频和影像 <a href="http://www.ti.com.cn/video">www.ti.com.cn/video</a>
微控制器 (MCU) <a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>	
RFID 系统 <a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>	
OMAP 应用处理器 <a href="http://www.ti.com/omap">www.ti.com/omap</a>	
无线连通性 <a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道 1568 号, 中建大厦 32 楼 邮政编码: 200122  
Copyright © 2013 德州仪器 半导体技术 (上海) 有限公司