



USB-OTG BUS-Port ESD Protection for $V_{BUS} = 12\text{ V}$



MARKING (example only)



Dot = pin 1 marking
 XX = date code
 YY = type code (see table below)

DESIGN SUPPORT TOOLS

[click logo to get started](#)



FEATURES

- Ultra compact LLP75-7L package
- Low package height < 0.6 mm
- 3-line USB ESD protection with max. working range = 5.5 V
- V_{BUS} - protection with 12 V working range
- Low leakage current
- Low load capacitance $C_D = 0.7\text{ pF}$
- ESD immunity to IEC 61000-4-2
 $\pm 15\text{ kV}$ contact discharge
 $\pm 15\text{ kV}$ air discharge
- Surge current acc. IEC 61000-4-5 $I_{PP} > 3\text{ A}$
- e4 - precious metal (e.g. Ag, Au, NiPd, NiPdAu) (no Sn)
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



ORDERING INFORMATION			
DEVICE NAME	ORDERING CODE	TAPED UNITS PER REEL (8 mm TAPE ON 7" REEL)	MINIMUM ORDER QUANTITY
VBUS053AZ-HAF	VBUS053AZ-HAF-GS08	15 000	15 000

PACKAGE DATA						
DEVICE NAME	PACKAGE NAME	TYPE CODE	WEIGHT	MOLDING COMPOUND FLAMMABILITY RATING	MOISTURE SENSITIVITY LEVEL	SOLDERING CONDITIONS
VBUS053AZ-HAF	LLP75-7L	U9	4.2 mg	UL 94 V-0	MSL level 1 (according J-STD-020)	Peak temperature max. 260 °C

ABSOLUTE MAXIMUM RATINGS VBUS053AZ-HAF				
PARAMETER	TEST CONDITIONS	SYMBOL	VALUE	UNIT
Data line D+, D-, ID: Pin 1, 2 and 3 to ground (pin 7)				
Peak pulse current	acc. IEC 61000-4-5; $t_p = 8/20\ \mu\text{s}$; single shot	I_{PPM}	3	A
Peak pulse power	acc. IEC 61000-4-5; $t_p = 8/20\ \mu\text{s}$; single shot	P_{PP}	36	W
ESD immunity	Contact discharge acc. IEC 61000-4-2; 10 pulses	V_{ESD}	± 15	kV
	Air discharge acc. IEC 61000-4-2; 10 pulses		± 15	
V_{BUS}: Pin 6 to ground (pin 7)				
Peak pulse current	acc. IEC 61000-4-5; $t_p = 8/20\ \mu\text{s}$ /single shot	I_{PPM}	8	A
Peak pulse power	acc. IEC 61000-4-5; $t_p = 8/20\ \mu\text{s}$ /single shot	P_{PP}	240	W
ESD immunity	Contact discharge acc. IEC 61000-4-2; 10 pulses	V_{ESD}	± 30	kV
	Air discharge acc. IEC 61000-4-2; 10 pulses		± 30	
Operating temperature	Junction temperature	T_J	-40 to +125	°C
Storage temperature		T_{STG}	-55 to +150	°C



ELECTRICAL CHARACTERISTICS VBUS053AZ-HAF All inputs (pin 1, 2, and 3) to ground (pin 7)						
PARAMETER	TEST CONDITIONS/REMARKS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Protection paths	Number of lines which can be protected	N_{channel}	-	-	3	lines
Reverse stand-off voltage	at $I_R = 0.1 \mu\text{A}$	V_{RWM}	-	-	5.5	V
Reverse current	at $V_R = V_{RWM} = 3.3 \text{ V}$; $T = 65 \text{ }^\circ\text{C}$	I_R	-	-	0.085	μA
	at $V_R = V_{RWM} = 5.5 \text{ V}$	I_R	-	-	1	μA
Forward voltage	at $I_F = 15 \text{ mA}$	V_F	0.7	-	1.2	V
Reverse breakdown voltage	at $I_R = 1 \text{ mA}$	V_{BR}	6.5	-	10	V
Reverse clamping voltage	at $I_{PP} = 1 \text{ A}$; acc. IEC 61000-4-5; $T = 25 \text{ }^\circ\text{C}$	V_C	-	10	12	V
	at $I_{PP} = 3 \text{ A}$; acc. IEC 61000-4-5; $T = 25 \text{ }^\circ\text{C}$	V_C	-	15	18	V
Forward clamping voltage	at $I_F = 3 \text{ A}$; acc. IEC 61000-4-5	V_F	-	3.4	4.1	V
Line capacitance	Test pin at $V_R = 0 \text{ V}$; any other I/O pin at $V_R = 3.3 \text{ V}$, $f = 1 \text{ MHz}$	C_D	-	0.7	1	pF
Line symmetry	Difference of the line capacitance	dC_D	-	-	0.1	pF
Line to line capacitance	Among pins 1, 2 and 3 at $V_R = 0 \text{ V}$; $f = 1 \text{ MHz}$	C_{DD}	-	0.35	0.5	pF

Note

- $T_{\text{amb}} = -40 \text{ }^\circ\text{C}$ to $85 \text{ }^\circ\text{C}$, unless otherwise specified


ELECTRICAL CHARACTERISTICS VBUS (pin 6) to ground (pin 7)						
PARAMETER	TEST CONDITIONS/REMARKS	SYMBOL	MIN.	TYP.	MAX.	UNIT
Protection paths	Number of line which can be protected	N_{channel}	-	-	1	line
Reverse working voltage	at $I_R = 100 \text{ nA}$	V_{RWM}	12	-	-	V
Reverse current	at $V_R = V_{RWM} = 12 \text{ V}$	I_R	-	-	100	nA
Forward voltage	at $I_F = 10 \text{ mA}$	V_F	0.6	0.75	0.9	V
Reverse breakdown voltage	at $I_R = 1 \text{ mA}$	V_{BR}	15	-	18	V
Reverse clamping voltage	at $I_{PP} = 1 \text{ A}$; acc. IEC 61000-4-5; $T = 25 \text{ }^\circ\text{C}$	V_C	-	17.5	20	V
	at $I_{PP} = 8 \text{ A}$; acc. IEC 61000-4-5; $T = 25 \text{ }^\circ\text{C}$	V_C	-	25	30	V
Forward clamping voltage	at $I_F = 8 \text{ A}$; acc. IEC 61000-4-5	V_F	-	-	2.2	V
Line capacitance	at $V_R = 0 \text{ V}$, $f = 1 \text{ MHz}$	C_D	-	70	85	pF

Note

- $T_{\text{amb}} = -40 \text{ }^\circ\text{C}$ to $+85 \text{ }^\circ\text{C}$, unless otherwise specified

APPLICATION NOTE

The VBUS053AZ-HAF is intended as an ESD protection and transient voltage suppressor for one USB-OTG port. The LLP75-7L package contains two separate dies which are mounted on a common ground plane (pin 7). The high-speed data lines D-, D+ and ID, are connected to any of the pins no. 1 to 3. As long as the signal voltage on the data lines is between the ground- and the 5 V working range, the low capacitance PN-diodes offer a very high isolation to ground and to the other data lines. But as soon as any transient signal like an ESD signal, exceeds this working range of 5 V in either the positive or negative direction, one of the PN-diodes gets into the forward mode and clamps the transient either to ground or to the avalanche break through level. An extra avalanche diode (separate die) clamps the supply line voltage (V_{BUS} at pin 6) above the 12 V working range to ground (pin 7). Due to the “two die construction” the V_{BUS} line has a very high isolation to the data lines. In case of a destructive transient signal, i.e. coming from a charger, the data lines will not be influenced.



Remark:

The input pins no. 1, 2 and 3 are symmetrical. Each of the data signals D-, D+ and ID can be connected to pin 1, 2 or 3

TYPICAL CHARACTERISTICS ($T_{amb} = 25\text{ }^{\circ}\text{C}$, unless otherwise specified)




Fig. 1 - ESD Discharge Current Wave Form acc. IEC 61000-4-2 (330 Ω /150 pF)




Fig. 3 - Typical Capacitance C_D vs. Reverse Voltage V_R




Fig. 2 - 8/20 μ s Peak Pulse Current Wave Form acc. IEC 61000-4-5




Fig. 4 - Typical Capacitance C_D vs. Reverse Voltage V_R




Fig. 5 - Typical Forward Current I_F vs. Forward Voltage V_F




Fig. 8 - Typical Peak Clamping Voltage V_C vs. Peak Pulse Current I_{PP}




Fig. 6 - Typical Reverse Voltage V_R vs. Reverse Current I_R






Fig. 7 - Typical Peak Clamping Voltage V_C vs. Peak Pulse Current I_{PP}




PACKAGE DIMENSIONS in millimeters (inches): **LLP75-7L**



Foot print recommendation:



Document no.:S8-V-3906.02-014 (4)
Created - Date: 04. April 2006
20500





Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.