

# 1-Bit 100 Mb/s Configurable Dual-Supply Level Translator

# **NLSX5011**

The NLSX5011 is a 1-bit configurable dual-supply autosensing bidirectional level translator that does not require a direction control pin. The I/O  $V_{CC^-}$  and I/O  $V_L$ -ports are designed to track two different power supply rails,  $V_{CC}$  and  $V_L$  respectively. Both the  $V_{CC}$  and the  $V_L$  supply rails are configurable from 0.9 V to 4.5 V. This allows a logic signal on the  $V_L$  side to be translated to either a higher or a lower logic signal voltage on the  $V_{CC}$  side, and vice-versa.

The NLSX5011 offers the feature that the values of the  $V_{\rm CC}$  and  $V_{\rm L}$  supplies are independent. Design flexibility is maximized because  $V_{\rm L}$  can be set to a value either greater than or less than the  $V_{\rm CC}$  supply. In contrast, the majority of competitive auto sense translators have a restriction that the value of the  $V_{\rm L}$  supply must be equal to less than ( $V_{\rm CC}$ - 0.4) V.

The NLSX5011 has high output current capability, which allows the translator to drive high capacitive loads such as most high frequency EMI filters. Another feature of the NLSX5011 is that each  $I/O\_V_{Ln}$  and  $I/O\_V_{CCn}$  channel can function as either an input or an output.

An Output Enable (EN) input is available to reduce the power consumption. The EN pin can be used to disable both I/O ports by putting them in 3-state which significantly reduces the supply current from both  $V_{\rm CC}$  and  $V_{\rm L}$ . The EN signal is referenced to the  $V_{\rm L}$  supply.

#### **Features**

- Wide V<sub>CC</sub>, V<sub>L</sub> Operating Range: 0.9 V to 4.5 V
- V<sub>L</sub> and V<sub>CC</sub> are independent
  - V<sub>L</sub> may be greater than, equal to, or less than V<sub>CC</sub>
- High 100 pF Capacitive Drive Capability
- High-Speed with 140 Mb/s Guaranteed Date Rate for V<sub>CC</sub>, V<sub>L</sub> > 1.8 V
- Low Bit-to-Bit Skew
- Overvoltage Tolerant Enable and I/O Pins
- Non-preferential Power-Up Sequencing
- Power-Off Protection
- Small UDFN6 Packaging
- These are Pb-Free Devices

# **Typical Applications**

• Mobile Phones, PDAs, Other Portable Devices

## **Important Information**

- ESD Protection for All Pins:
  - ♦ HBM (Human Body Model) > 8000 V

1

# MARKING DIAGRAMS



UDFN6, 1.2 x 1.0 MU SUFFIX CASE 517AA






UDFN6, 1.45 x 1.0 AMU SUFFIX CASE 517AQ




2, P, D = Specific Device Code M = Date Code

#### ORDERING INFORMATION

See detailed ordering and shipping information in the ordering information section on page 2 of this data sheet.





**Figure 1. Typical Application Circuit** 

Figure 2. Simplified Functional Diagram (1 I/O Line)




Figure 4. Application Example for  $V_L > V_{CC}$ 

# ORDERING INFORMATION

Device	Package	Marking	Pin 1 Orientation	Shipping <sup>†</sup>
NLSX5011AMUTAG	UDFN6.	D with 90 degree clockwise rotation	Pin 1 Toward Upper Left	
NLSX5011AMUTBG	1.45x1.0, 0.5P	2 with 270 degree clockwise rotation	Pin 1 Toward Upper Right	
NLSX5011AMUTCG	(Pb-Free)	D with 90 degree clockwise rotation	Pin 1 Toward Lower Left	3000 / Tape & Reel
NLSX5011MUTCG	UDFN6, 1.2x1.0, 0.4P (Pb-Free)	P with 90 degree clockwise rotation	Pin 1 Toward Lower Left	




Figure 5. Logic Diagram




Figure 6. Pin Assignments

### **PIN ASSIGNMENT**

Pins	Description
V <sub>CC</sub>	V <sub>CC</sub> Input Voltage
VL	V <sub>L</sub> Input Voltage
GND	Ground
EN	Output Enable
I/O V <sub>CC</sub> n	I/O Port, Referenced to V <sub>CC</sub>
I/O V <sub>L</sub> n	I/O Port, Referenced to V <sub>L</sub>

### **FUNCTION TABLE**

EN	Operating Mode			
L	Hi–Z			
Н	I/O Buses Connected			

### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Condition	Unit
V <sub>CC</sub>	High-side DC Supply Voltage	-0.5 to +5.5	2/1/1	V
V <sub>L</sub>	Low-side DC Supply Voltage	-0.5 to +5.5	5/1/1	V
I/O V <sub>CC</sub>	V <sub>CC</sub> -Referenced DC Input/Output Voltage	+0.5 to +5.5		V
I/O V <sub>L</sub>	V <sub>L</sub> -Referenced DC Input/Output Voltage	-0.5 to +5.5		V
VI	Enable Control Pin DC Input Voltage	-0.5 to +5.5		V
I <sub>IK</sub>	DC Input Diode Current	-50	V <sub>I</sub> < GND	mA
lok	DC Output Diode Current	-50	V <sub>O</sub> < GND	mA
Icc	DC Supply Current Through V <sub>CC</sub>	± 100		mA
IL	DC Supply Current Through V <sub>L</sub>	±100		mA
I <sub>GND</sub>	DC Ground Current Through Ground Pin	± 100		mA
T <sub>STG</sub>	Storage Temperature	-65 to +150		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### RECOMMENDED OPERATING CONDITIONS

Symbol	bol Parameter			Max	Unit
V <sub>CC</sub>	High-side Positive DC Supply Voltage	0.9	4.5	V	
V <sub>L</sub>	Low-side Positive DC Supply Voltage	0.9	4.5	٧	
VI	Enable Control Pin Voltage	GND	4.5	V	
V <sub>IO</sub>	Bus Input/Output Voltage	I/O V <sub>CC</sub> I/O V <sub>L</sub>	GND GND	4.5 4.5	V
T <sub>A</sub>	Operating Temperature Range		-55	+125	°C
$\Delta t/\Delta V$	Input Transition Rise or Rate V <sub>I</sub> , V <sub>IO</sub> from 30% to 70% of V <sub>CC</sub> ; V <sub>CC</sub> = 3.3 V $\pm$ 0.3 V		0	10	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

### DC ELECTRICAL CHARACTERISTICS

					-40	0°C to +85	°C	–55°C to	+125°C	
Symbol	Parameter	Test Conditions (Note 1)	V <sub>CC</sub> (V) (Note 2)	V <sub>L</sub> (V) (Note 3)	Min	Typ (Note 4)	Max	Min	Max	Unit
V <sub>IHC</sub>	I/O V <sub>CC</sub> Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V <sub>CC</sub>	-	-	2/3 * V <sub>CC</sub>	-	V
V <sub>ILC</sub>	I/O V <sub>CC</sub> Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	-	-	1/3 * V <sub>CC</sub>	-	1/3 * V <sub>CC</sub>	V
V <sub>IHL</sub>	I/O V <sub>L</sub> Input HIGH Voltage		0.9 – 4.5	0.9 – 4.5	2/3 * V <sub>L</sub>	-	-	2/3 * V <sub>L</sub>	-	V
V <sub>ILL</sub>	I/O V <sub>L</sub> Input LOW Voltage		0.9 – 4.5	0.9 – 4.5	-	-	1/3 * V <sub>L</sub>	-	1/3 * V <sub>L</sub>	V
V <sub>IH</sub>	Control Pin Input HIGH Voltage	T <sub>A</sub> = +25°C	0.9 – 4.5	0.9 – 4.5	2/3 * V <sub>L</sub>	-	-	2/3 * V <sub>L</sub>	-	V
V <sub>IL</sub>	Control Pin Input LOW Voltage	T <sub>A</sub> = +25°C	0.9 – 4.5	0.9 – 4.5	-	-	1/3 * V <sub>L</sub>	-	1/3 * V <sub>L</sub>	V
V <sub>OHC</sub>	I/O V <sub>CC</sub> Output HIGH Voltage	I/O V <sub>CC</sub> source current = 20 μA	0.9 – 4.5	0.9 – 4.5	0.9 * V <sub>CC</sub>	-		0.9* V <sub>CC</sub>	)_	V
V <sub>OLC</sub>	I/O V <sub>CC</sub> Output LOW Voltage	I/O V <sub>CC</sub> sink current = 20 μA	0.9 – 4.5	0.9 – 4.5			0.2	_	0.2	V
V <sub>OHL</sub>	I/O V <sub>L</sub> Output HIGH Voltage	I/O V <sub>L</sub> source current = 20 μA	0.9 – 4.5	0.9 – 4.5	0.9 * V <sub>L</sub>	RET	<u>-</u>	0.9 * V <sub>L</sub>	-	V
V <sub>OLL</sub>	I/O V <sub>L</sub> Output LOW Voltage	I/O V <sub>L</sub> sink current = 20 μA	0.9 – 4.5	0.9 – 4.5	O-K	n5e1	0.2	)/_	0.2	V
lavcc	V <sub>CC</sub> Supply Current	$EN = V_L, I_O = 0 A,$ $(I/O V_{CC} = 0 V \text{ or}$ $V_{CC}, I/O V_L = \text{float})$ or	0.9 – 4.5	0.9-4.5	JR-	ORIN	1	-	2.5	μΑ
I <sub>QVL</sub>	V <sub>L</sub> Supply Current	$(I/O V_{CC} = float, I/O V_{L} = 0 V or V_{L})$	0.9 – 4.5	0.9 – 4.5	//_	-	1	-	2.5	μΑ
I <sub>TS-VCC</sub>	V <sub>CC</sub> Tristate Output Mode Supply Current	$T_A = +25^{\circ}C$ , EN = 0 V (I/O $V_{CC} = 0 V \text{ or } V_{CC}$ , I/O $V_L = \text{float}$ )	0.9 + 4.5	0.9 – 4.5	-	-	0.5	-	1.5	μΑ
I <sub>TS-VL</sub>	V <sub>L</sub> Tristate Output Mode Supply Current	$(I/O V_{CC} = float, I/O V_{L} = 0 V \text{ or } V_{L})$	0.9 – 4.5	0.9 – 4.5	-	ı	0.5	-	1.5	μΑ
l <sub>OZ</sub>	I/O Tristate Output Mode Leakage Current	T <sub>A</sub> = +25°C, EN = 0V	0.9 – 4.5	0.9 – 4.5	-	-	±1	-	±1.5	μΑ
I <sub>I</sub>	Control Pin Input Current	T <sub>A</sub> = +25°C	0.9 – 4.5	0.9 – 4.5	_	-	±1	-	±1	μА
l <sub>OFF</sub>	Power Off Leakage Current	$I/O V_{CC} = 0 \text{ to } 4.5V,$	0	0	_	-	1	-	1.5	μА
		$I/O V_L = 0 \text{ to } 4.5 \text{ V}$	0.9 – 4.5	0	-	-	1	-	1.5	
			0	0.9 - 4.5	_	-	1	-	1.5	

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. Normal test conditions are V₁ = 0 V, C₁<sub>OVCC</sub> ≤ 15 pF and C₁<sub>OVL</sub> ≤ 15 pF, unless otherwise specified.

2. V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.

3. V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.

4. Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

### **TIMING CHARACTERISTICS**

					-5	5°C to +125	s°C	
Symbol	Parameter	Test Conditions (Note 5)	V <sub>CC</sub> (V) (Note 6)	<b>V<sub>L</sub> (V)</b> (Note 7)	Min	Typ (Note 8)	Max	Unit
t <sub>R-VCC</sub>	I/O V <sub>CC</sub> Rise Time	C <sub>IOVCC</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	1	-	3.5	
t <sub>F-VCC</sub>	I/O V <sub>CC</sub> Fall Time	C <sub>IOVCC</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	
t <sub>R-VL</sub>	I/O V <sub>L</sub> Rise Time	C <sub>IOVL</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	1	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	
t <sub>F-VL</sub>	I/O V <sub>L</sub> Fall Time	C <sub>IOVL</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	8.5	nS
			1.8 – 4.5	1.8 – 4.5	-	-	3.5	
Z <sub>OVCC</sub>	I/O V <sub>CC</sub> One-Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5	1	37 20 6.0	48	Ω
Z <sub>OVL</sub>	I/O V <sub>L</sub> One–Shot Output Impedance	(Note 9)	0.9 1.8 4.5	0.9 – 4.5		37 20 6.0		Ω
t <sub>PD_VL-VCC</sub>	Propagation Delay	C <sub>IOVCC</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	<u></u>	-	35	nS
_	(Driving I/O V <sub>CC</sub> )		1.8 – 4.5	1.8 – 4.5	-	_	10	
		C <sub>IOVCC</sub> = 30 pF	0.9 – 4.5	0.9 – 4.5	<u>,                                    </u>	14	35	
			1.8 – 4.5	1.8 – 4.5	1/	-	10	
		C <sub>IOVCC</sub> = 50 pF	1.0 – 4.5	1.0 – 4.5	, -	-	37	
			1.8 – 4.5	1.8 - 4.5	-	-	11	
		C <sub>IOVCC</sub> = 100 pF	1.2 – 4.5	1.2 – 4.5	-	-	40	
		The state of the s	1.8 – 4.5	1.8 – 4.5	-	-	13	
t <sub>PD_VCC-VL</sub>	Propagation Delay	C <sub>IOVL</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	-	-	35	nS
	(Driving I/O V <sub>L</sub> )	MO, CO, 11	1.8 – 4.5	1.8 – 4.5	-	-	10	
		C <sub>IOVL</sub> = 30 pF	0.9 – 4.5	0.9 – 4.5	-	-	35	
	CE	ERSEN	1.8 – 4.5	1.8 – 4.5	-	-	10	
	CDEVICE	C <sub>IOVL</sub> = 50 pF	1.0 – 4.5	1.0 – 4.5	-	-	37	
	COF	PK	1.8 – 4.5	1.8 – 4.5	-	-	11	
	112	C <sub>IOVL</sub> = 100 pF	1.2 – 4.5	1.2 – 4.5	-	-	40	
7			1.8 – 4.5	1.8 – 4.5	-	-	13	
t <sub>SK</sub>	Channel-to-Channel Skew	C <sub>IOVCC</sub> = 15 pF, C <sub>IOVL</sub> = 15 pF (Note 9)	0.9 – 4.5	0.9 – 4.5	-	_	0.15	nS
I <sub>IN_PEAK</sub>	Input Driver Maximum Peak Current	$\begin{array}{c} EN = V_L;\\ I/O\_V_{CC} = 1 \text{ MHz Square Wave,}\\ Amplitude = V_{CC}, \text{ or}\\ I/O\_V_L = 1 \text{ MHz Square Wave,}\\ Amplitude = V_L \text{ (Note 9)} \end{array}$	0.9 – 4.5	0.9 – 4.5	-	-	5.0	mA

Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.
 V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.
 Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

<sup>9.</sup> Guaranteed by design.

# **TIMING CHARACTERISTICS (continued)**

						-5	5°C to +125	5°C	
Symbol	Parameter		Test Conditions (Note 10)	V <sub>CC</sub> (V) (Note 11)	<b>V<sub>L</sub> (V)</b> (Note 12)	Min	Typ (Note 13)	Max	Unit
t <sub>EN-VCC</sub>	I/O_V <sub>CC</sub> Output Enable Time	t <sub>PZH</sub>	$C_{IOVCC} = 15 \text{ pF},$ $I/O_V_L = V_L$	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t <sub>PZL</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	130	
t <sub>EN-VL</sub>	I/O_V <sub>L</sub> Output Enable Time	t <sub>PZH</sub>	$C_{IOVL}$ = 15 pF, I/O_V <sub>CC</sub> = V <sub>CC</sub>	0.9 – 4.5	0.9 – 4.5	-	-	160	nS
		t <sub>PZL</sub>	C <sub>IOVL</sub> = 15 pF, I/O_V <sub>CC</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	-	-	130	
t <sub>DIS-VCC</sub>	I/O_V <sub>CC</sub> Output Disable Time	t <sub>PHZ</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = V <sub>L</sub>	0.9 – 4.5	0.9 – 4.5	-	-	210	nS
		t <sub>PLZ</sub>	C <sub>IOVCC</sub> = 15 pF, I/O_V <sub>L</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	1	-	175	
t <sub>DIS-VL</sub>	I/O_V <sub>L</sub> Output Disable Time	t <sub>PHZ</sub>	$C_{IOVL}$ = 15 pF, I/O_V <sub>CC</sub> = V <sub>CC</sub>	0.9 – 4.5	0.9 – 4.5	-	251	210	nS
		t <sub>PLZ</sub>	C <sub>IOVL</sub> = 15 pF, I/O_V <sub>CC</sub> = 0 V	0.9 – 4.5	0.9 – 4.5	N	OĀ	175	
MDR	Maximum Data Rate		C <sub>IO</sub> = 15 pF	0.9 – 4.5	0.9 – 4.5	50	-	_	mbps
				1.8 – 4.5	1.8 – 4.5	140		-	
			C <sub>IO</sub> = 30 pF	0.9 – 4.5	0.9 – 4.5	40	14	-	
				1.8 – 4.5	1.8 – 4.5	120	<i>-</i>	-	
			C <sub>IO</sub> = 50 pF	1.0 – 4.5	1.0 = 4.5	30	-	_	
				1.8 – 4.5	1.8 - 4.5	100	-	_	
			C <sub>IO</sub> = 100 pF	1.2 = 4.5	1.2 – 4.5	20	-	-	
				1.8 – 4.5	1.8 – 4.5	60	-	-	

<sup>10.</sup> Normal test conditions are V<sub>I</sub> = 0 V, C<sub>IOVCC</sub> ≤ 15 pF and C<sub>IOVL</sub> ≤ 15 pF, unless otherwise specified.

11. V<sub>CC</sub> is the supply voltage associated with the I/O V<sub>CC</sub> port, and V<sub>CC</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.

12. V<sub>L</sub> is the supply voltage associated with the I/O V<sub>L</sub> port, and V<sub>L</sub> ranges from +0.9 V to 4.5 V under normal operating conditions.

13. Typical values are for V<sub>CC</sub> = +2.8 V, V<sub>L</sub> = +1.8 V and T<sub>A</sub> = +25°C. All units are production tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range are guaranteed by design.

# **DYNAMIC POWER CONSUMPTION** $(T_A = +25^{\circ}C)$

Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V) (Note 14)	<b>V<sub>L</sub> (V)</b> (Note 15)	Typ (Note 16)	Unit
C <sub>PD_VL</sub>	V <sub>L</sub> = Input port,	C <sub>Load</sub> = 0, f = 1 MHz, EN = V <sub>L</sub> (outputs enabled)	0.9	4.5	39	pF
	V <sub>CC</sub> = Output Port	c = Output Port   EIV = VL (outputs enabled)	1.5	1.8	20	
			1.8	1.5	17	
			1.8	1.8	14	
			1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	19	
	V <sub>CC</sub> = Input port, V <sub>I</sub> = Output Port	$C_{Load} = 0$ , f = 1 MHz, EN = $V_L$ (outputs enabled)	0.9	4.5	37	pF
	V <sub>L</sub> = Output Port	EN = VL (outputs enabled)	1.5	1.8	30	
			1.8	1.5	29	
			1.8	1.8	29	
			1.8	2.8	29	
			2.5	2.5	30	
			2.8	7.8	29	
			4.5	0.9	19	
$C_{PD\_VCC}$	$V_L$ = Input port, $V_{CC}$ = Output Port	C <sub>Load</sub> = 0, f = 1 MHz, EN = V <sub>L</sub> (outputs enabled)	0.9	4.5	29	pF
	ACC = Onthat Fort	Liv = v[ (outputs enabled)	1.5	1.8	29	
		A LIER	1.8	1.5	29	
		- Milling	1.8	1.8	29	
		CO, C	1.8	2.8	29	
		RESTRE	2.5	2.5	30	
		O RECOTAC PORTIVE FOR	2.8	1.8	29	
			4.5	0.9	35	
	V <sub>CC</sub> = Input port, V <sub>L</sub> = Output Port	$C_{Load} = 0$ , f = 1 MHz, EN = $V_L$ (outputs enabled)	0.9	4.5	21	pF
	VL = Output Port	E(v = v (outputs enabled)	1.5	1.8	18	
	OEV.	PRES	1.8	1.5	18	
	HISDEVI	$C_{Load} = 0$ , f = 1 MHz, EN = $V_L$ (outputs enabled)	1.8	1.8	14	
<	HIL	K	1.8	2.8	13	
			2.5	2.5	14	
			2.8	1.8	13	
			4.5	0.9	30	

<sup>14.</sup>  $V_{CC}$  is the supply voltage associated with the I/O VCc port, and VCc ranges from +0.9 V to 4.5 V under normal operating conditions. 15.  $V_L$  is the supply voltage associated with the I/O VL port, and VL ranges from +0.9 V to 4.5 V under normal operating conditions. 16. Typical values are at  $T_A = +25^{\circ}C$ .

<sup>17.</sup>  $C_{PD\ VL}$  and  $C_{PD\ VCC}$  are defined as the value of the IC's equivalent capacitance from which the operating current can be calculated for the  $V_L$  and  $V_{CC}$  power supplies, respectively.  $I_{CC} = I_{CC}$  (dynamic) +  $I_{CC}$  (static)  $\approx I_{CC}$  (operating)  $\approx C_{PD} \times V_{CC} \times f_{IN} \times N_{SW}$  where  $I_{CC} = I_{CC\_VCC} + I_{CC\_VL}$  and  $I_{CC\_VL}$  are total number of outputs switching.

# STATIC POWER CONSUMPTION ( $T_A = +25^{\circ}C$ )

Symbol	Parameter	Test Conditions	V <sub>CC</sub> (V) (Note 18)	<b>V<sub>L</sub> (V)</b> (Note 19)	Typ (Note 20)	Unit
C <sub>PD_VL</sub>	V <sub>L</sub> = Input port,	$V_L$ = Input port, $C_C$ = Output Port $C_{Load}$ = 0, f = 1 MHz, $C_{Load}$ = 0, f = 1 MHz, $C_{Load}$ = 0, f = 1 MHz, $C_{Load}$ = 0, f = 1 MHz,	0.9	4.5	0.01	pF
	V <sub>CC</sub> = Output Port		1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0.01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
	V <sub>CC</sub> = Input port, V <sub>I</sub> = Output Port	C <sub>Load</sub> = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
	V <sub>L</sub> = Output Port	EN = GND (outputs disabled)	1.5	1.8	0.01	
			1.8	1.5	0.01	
			1.8	1.8	0,01	
			1.8	2.8	0.01	
			2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	
C <sub>PD_VCC</sub>	$V_L$ = Input port, $V_{CC}$ = Output Port	C <sub>Load</sub> = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
	V <sub>CC</sub> = Output Fort	EN = GND (outputs disabled)	1.5	1.8	0.01	
		a let	1.8	1.5	0.01	
		- Milling	1.8	1.8	0.01	
		CO, CJ	1.8	2.8	0.01	
		C <sub>Load</sub> = 0, f = 1.MHz, FN = GND (outputs disabled)	2.5	2.5	0.01	
		DIOTICONIE'	2.8	1.8	0.01	
		S ROE OF THE	4.5	0.9	0.01	
	V <sub>CC</sub> = Input port, V <sub>L</sub> = Output Port	C <sub>Load</sub> = 0, f = 1 MHz, EN = GND (outputs disabled)	0.9	4.5	0.01	pF
	VL = Output Fort	EN = GND (bulputs disabled)	1.5	1.8	0.01	
	SEV.	PARES	1.8	1.5	0.01	
	HISDEVI	C <sub>Load</sub> = 0, f = 1 MHz, EN = GND (outputs disabled)	1.8	1.8	0.01	
<	HIL	K	1.8	2.8	0.01	
\	, *		2.5	2.5	0.01	
			2.8	1.8	0.01	
			4.5	0.9	0.01	

<sup>18.</sup>  $V_{CC}$  is the supply voltage associated with the I/O VCC port, and VCC ranges from +0.9 V to 4.5 V under normal operating conditions. 19.  $V_L$  is the supply voltage associated with the I/O VL port, and VL ranges from +0.9 V to 4.5 V under normal operating conditions. 20. Typical values are at  $T_A$  = +25°C




Figure 7. Driving I/O  $V_L$  Test Circuit and Timing

Figure 8. Driving I/O  $V_{CC}$  Test Circuit and Timing




Figure 9. Test Circuit for Enable/Disable Time Measurement




Figure 10. Timing Definitions for Propagation Delays and Enable/Disable Measurement

#### IMPORTANT APPLICATIONS INFORMATION

### **Level Translator Architecture**

The NLSX5011 auto-sense translator provides bi-directional logic voltage level shifting to transfer data in multiple supply voltage systems. These level translators have two supply voltages,  $V_L$  and  $V_{CC}$ , which set the logic levels on the input and output sides of the translator. When used to transfer data from the I/O  $V_L$  to the I/O  $V_{CC}$  ports, input signals referenced to the  $V_L$  supply are translated to output signals with a logic level matched to  $V_{CC}$ . In a similar manner, the I/O  $V_{CC}$  to I/O  $V_L$  translation shifts input signals with a logic level compatible to  $V_{CC}$  to an output signal matched to  $V_L$ .

The NLSX5011 translator consists of bi-directional channels that independently determine the direction of the data flow without requiring a directional pin. One-shot circuits are used to detect the rising or falling input signals. In addition, the one-shots decrease the rise and fall times of the output signal for high-to-low and low-to-high transitions.

## **Input Driver Requirements**

Auto-sense translators such as the NLSX5011 have a wide bandwidth, but a relatively small DC output current rating. The high bandwidth of the bi-directional I/O circuit is used to quickly transform from an input to an output driver and vice versa. The I/O ports have a modest DC current output specification so that the output driver can be over driven when data is sent in the opposite direction. For proper operation, the input driver to the auto-sense translator should be capable of driving 2 mA of peak output current. The bi-directional configuration of the translator results in both input stages being active for a very short time period. Although the peak current from the input signal circuit is relatively large, the average current is small and consistent with a standard CMOS input stage.

# Enable Input (EN)

The NLSX5011 translator has an Enable pin (EN) that provides tri-state operation at the I/O pins. Driving the Enable pin to a low logic level minimizes the power consumption of the device and drives the I/O  $V_{\rm CC}$  and I/O

 $V_L$  pins to a high impedance state. Normal translation operation occurs when the EN pin is equal to a logic high signal. The EN pin is referenced to the  $V_L$  supply and has Over-Voltage Tolerant (OVT) protection.

#### Uni-Directional versus Bi-Directional Translation


The NLSX5011 translator can function as a non-inverting uni-directional translator. One advantage of using the translator as a uni-directional device is that each I/O pin can be configured as either an input or output. The configurable input or output feature is especially useful in applications such as SPI that use multiple uni-directional I/O lines to send data to and from a device. The flexible I/O port of the auto sense translator simplifies the trace connections on the PCB.

# **Power Supply Guidelines**

The values of the  $V_L$  and  $V_{CC}$  supplies can be set to anywhere between 0.9 and 4.5 V. Design flexibility is maximized because  $V_L$  may be either greater than or less than the  $V_{CC}$  supply. In contrast, the majority of the competitive auto sense translators has a restriction that the value of the  $V_L$  supply must be equal to less than ( $V_{CC}$  – 0.4) V.

The sequencing of the power supplies will not damage the device during power-up operation. In addition, the I/O  $V_{CC}$  and I/O  $V_{L}$  pins are in the high impedance state if either supply voltage is equal to 0 V. For optimal performance, 0.01 to 0.1  $\mu F$  decoupling capacitors should be used on the  $V_{L}$  and  $V_{CC}$  power supply pins. Ceramic capacitors are a good design choice to filter and bypass any noise signals on the voltage lines to the ground plane of the PCB. The noise immunity will be maximized by placing the capacitors as close as possible to the supply and ground pins, along with minimizing the PCB connection traces.

The NLSX5011 translators have a power down feature that provides design flexibility. The output ports are disabled when either power supply is off ( $V_L$  or  $V_{CC} = 0$  V). This feature causes all of the I/O pins to be in the power saving high impedance state.



е

**BOTTOM VIEW** 

**DATE 03 SEP 2010** 

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 mm FROM TERMINAL.

  COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

	MILLIMETERS						
DIM	MIN	MAX					
Α	0.45	0.55					
A1	0.00	0.05					
A3	0.127	REF					
b	0.15	0.25					
D	1.20	BSC					
Ε	1.00	BSC					
е	0.40	BSC					
L	0.30	0.40					
L1	0.00	0.15					
L2	0.40	0.50					


### **GENERIC** MARKING DIAGRAM\*



= Specific Device Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

## **MOUNTING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


DOCUMENT NUMBER:	98AON22068D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	6 PIN UDFN, 1.2X1.0, 0.4P		PAGE 1 OF 1			

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

0.10 С A B

0.05 С NOTE 3





6X L

6X b

Ф

0.10 | C | A | B

0.05 C NOTE 3


# UDFN6, 1.45x1.0, 0.5P CASE 517AQ

**DATE 15 MAY 2008** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30 mm FROM THE TERMINAL TIP.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.45	0.55	
A1	0.00	0.05	
A2	0.07 REF		
b	0.20	0.30	
D	1.45 BSC		
Е	1.00 BSC		
е	0.50 BSC		
Ĺ	0.30	0.40	
L1		0.15	

#### **MOUNTING FOOTPRINT**



**DIMENSIONS: MILLIMETERS** 

# **GENERIC MARKING DIAGRAM\***

**BOTTOM VIEW** 



Χ = Specific Device Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98AON30313E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	UDFN6, 1.45x1.0, 0.5P		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the **onsemi** Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales