

# TPA3220 60W 立体声 100W 峰值高清模拟输入 D 类放大器（焊盘朝下）

## 1 特性

- 立体声 (2 x BTL) 和单声道 (1 x PBTL) 运行
- THD+N 为 10% 时的输出功率
  - 60W (连续功率) / 8Ω, BTL 立体声配置
  - 110W (峰值功率) / 4Ω, BTL 立体声配置
- THD+N 为 1% 时的输出功率
  - 50W (连续功率) / 8Ω, BTL 立体声配置
  - 89W (峰值功率) / 4Ω, BTL 立体声配置
- 用于可选单电源操作的 5V 栅极驱动器或内置 LDO
- 闭环反馈设计
  - 高达 100kHz 的信号带宽, 用于高清图源的高频成分
  - 1W/4Ω 时的 THD+N 为 0.02%
  - PSRR 为 60dB (BTL, 无输入信号)
  - 输出噪声 (A 加权) < 72μV
  - SNR (A 加权) > 108dB
  - AD 或 HEAD 调制方案
- 低功耗操作模式
  - 待机模式: 静音, < 1mA 关断
  - 低空闲电流 HEAD 调制方案
  - 单通道 BTL 操作
- 多输入操作, 可简化前置放大器设计
  - 差动或单端模拟输入
  - 可选增益: 18dB、24dB、30dB、34dB
- 集成式保护: 欠压、逐周期电流限制、短路、削波检测、过热警告和关断以及直流扬声器保护
- 90% 高效 D 类操作 (4Ω)
- 散热垫位于封装的底部
- 具有电压和功率级别选项的引脚兼容系列器件

## 2 应用

- 蓝牙和 Wi-Fi™ 扬声器
- 条形音箱
- 低音炮
- 书架立体声系统
- 专业和公共广播 (PA) 扬声器和

## 3 说明

TPA3220 是一款可在全功率、空闲和待机状态下实现高效操作的焊盘朝下的 D 类放大器。该器件采用具有高达 100kHz 带宽的闭环反馈, 从而在音频频带内提供低失真并提供出色的质量。该器件以 AD 或低空闲电流 HEAD (高效 AD) 调制运行, 并可为 4Ω 负载提供 2 x 60W 的连续功率或 2 x 110W 的峰值功率 (底部的散热垫连接到 PCB)。


TPA3220 具有单端或差分模拟输入接口, 该接口最高支持  $2V_{RMS}$  的电压并具有四种可选增益: 18dB、24dB、30dB 和 34dB。TPA3220 还实现了大于 90% 的效率、低空闲功率 (<0.25 W) 和超低待机功耗 (<0.1 W)。这是通过使用 70mΩ MOSFET、经优化的栅极驱动方案 and 低功耗操作模式实现的。TPA3220 包含用于轻松集成在单电源系统中的内置 LDO。为了进一步简化设计, 该级器件集成了重要的保护功能, 包含低压、逐周期电流限制、短路、削波检测、过热警告和关断以及直流扬声器保护。

### 器件信息(1)

器件型号	封装	封装尺寸 (NOM)
TPA3220	HTSSOP (44)	6.10mm x 14.00mm

(1) 如需了解所有可用封装, 请参阅产品说明书末尾的可订购产品附录。

### 简化原理图



## 目录

<b>1</b>	特性 .....	<b>1</b>	9.1	Overview .....	<b>15</b>
<b>2</b>	应用 .....	<b>1</b>	9.2	Functional Block Diagrams .....	<b>16</b>
<b>3</b>	说明 .....	<b>1</b>	9.3	Feature Description .....	<b>18</b>
<b>4</b>	修订历史记录 .....	<b>2</b>	9.4	Device Functional Modes .....	<b>24</b>
<b>5</b>	<b>Device Comparison Table</b> .....	<b>3</b>	<b>10</b>	<b>Application and Implementation</b> .....	<b>30</b>
<b>6</b>	<b>Pin Configuration and Functions</b> .....	<b>3</b>	10.1	Application Information .....	<b>30</b>
<b>7</b>	<b>Specifications</b> .....	<b>5</b>	10.2	Typical Applications .....	<b>30</b>
7.1	Absolute Maximum Ratings .....	<b>5</b>	<b>11</b>	<b>Power Supply Recommendations</b> .....	<b>34</b>
7.2	ESD Ratings .....	<b>5</b>	11.1	Power Supplies .....	<b>34</b>
7.3	Recommended Operating Conditions .....	<b>6</b>	<b>12</b>	<b>Layout</b> .....	<b>36</b>
7.4	Thermal Information .....	<b>6</b>	12.1	Layout Guidelines .....	<b>36</b>
7.5	Electrical Characteristics .....	<b>7</b>	12.2	Layout Examples .....	<b>37</b>
7.6	Audio Characteristics (BTL) .....	<b>9</b>	<b>13</b>	<b>器件和文档支持</b> .....	<b>40</b>
7.7	Audio Characteristics (PBTL) .....	<b>9</b>	13.1	文档支持 .....	<b>40</b>
7.8	Typical Characteristics, BTL Configuration, AD-mode .....	<b>10</b>	13.2	接收文档更新通知 .....	<b>40</b>
7.9	Typical Characteristics, PBTL Configuration, AD-mode .....	<b>13</b>	13.3	社区资源 .....	<b>40</b>
<b>8</b>	<b>Parameter Measurement Information</b> .....	<b>15</b>	13.4	商标 .....	<b>40</b>
<b>9</b>	<b>Detailed Description</b> .....	<b>15</b>	13.5	静电放电警告 .....	<b>40</b>
			13.6	术语表 .....	<b>40</b>
			<b>14</b>	<b>机械、封装和可订购信息</b> .....	<b>41</b>

## 4 修订历史记录

### Changes from Revision A (July 2018) to Revision B

Page

- 在以下部分中将“可选增益：18dB、24dB、30dB 和 34dB 以及 20dB、26dB、32dB 和 36dB”更改为“可选增益：18dB、24dB、30dB 和 34dB”：说明 .....

1

### Changes from Original (January 2018) to Revision A

Page

- 将“预告信息”更改成了“生产数据” .....


1

## 5 Device Comparison Table

DEVICE NAME	DESCRIPTION	SUPPLY VOLTAGE	THERMAL PAD LOCATION	TPA3220 PIN-COMPATIBLE
TPA3221	100 W Stereo, 200 W Mono HD, Analog-Input, Class-D Amplifier	30 V	Top	Y
TPA3244	40 W Stereo, 100 W Peak Ultra-HD, Analog-Input, Pad-Down Class-D	30 V	Bottom	
TPA3245	100 W Stereo, 200 W Mono Ultra-HD, Analog-Input Class-D Amplifier	30 V	Top	
TPA3250	70 W Stereo, 130 W Peak Ultra-HD, Analog-Input, Pad-Down Class-D	36 V	Bottom	
TPA3251	175 W Stereo, 350 W Mono Ultra-HD, Analog-Input Class-D Amplifier	36 V	Top	
TPA3255	315 W Stereo, 600 W Mono Ultra-HD, Analog-Input Class-D Amplifier	53.5 V	Top	

## 6 Pin Configuration and Functions

The TPA3220 is available in a thermally enhanced TSSOP package. The package type contains a thermal pad located on the bottom side of the device for convenient thermal coupling to the PCB.



### Pin Functions

NAME	NO.	I/O <sup>(1)</sup>	DESCRIPTION
HEAD	11	I	0 = AD, 1 = HEAD. Refer to: <a href="#">AD-Mode and HEAD-Mode PWM Modulation</a>
AVDD	21	P	AVDD voltage supply. Refer to: <a href="#">Internal LDO, AVDD and GVDD Supplies</a>
BST1_M	43	P	OUT1_M HS bootstrap supply (BST), 0.033 μF capacitor to OUT1_M required. Refer to: <a href="#">BST capacitors</a>
BST1_P	44	P	OUT1_P HS bootstrap supply (BST), 0.033 μF capacitor to OUT1_P required. Refer to: <a href="#">BST capacitors</a>
BST2_M	23	P	OUT2_M HS bootstrap supply (BST), 0.033 μF capacitor to OUT2_M required. Refer to: <a href="#">BST capacitors</a>
BST2_P	24	P	OUT2_P HS bootstrap supply (BST), 0.033 μF capacitor to OUT2_P required. Refer to: <a href="#">BST capacitors</a>
CMUTE	17	P	Mute and Startup Timing capacitor. Refer to: <a href="#">Device Soft Mute</a>
FAULT	4	O	Shutdown signal, open drain; active low. Refer to: <a href="#">Error Reporting</a>
FREQ_ADJ	14	O	Oscillator frequency programming pin. Refer to: <a href="#">Oscillator</a>
GAIN/SLV	2	I	Closed loop gain and master/slave programming pin. Refer to: <a href="#">Input Configuration, Gain Setting And Master / Slave Operation</a>
GND	5, 6, 7, 18, 19, 20, 25, 26, 33, 34, 41, 42	P	Ground
GVDD	22	P	Gate drive supply. Refer to: <a href="#">Internal LDO, AVDD and GVDD Supplies</a>
IN1_M	9	I	Negative audio input for channel 1.
IN1_P	8	I	Positive audio input for channel 1.
IN2_M	16	I	Negative audio input for channel 2.
IN2_P	15	I	Positive audio input for channel 2.
OSCM	12	I/O	Oscillator synchronization interface. Refer to: <a href="#">Input Configuration, Gain Setting And Master / Slave Operation</a>
OSCP	13	I/O	Oscillator synchronization interface. Refer to: <a href="#">Input Configuration, Gain Setting And Master / Slave Operation</a>
OUT1_M	35	O	Negative output for channel 1.
OTW_CLIP	3	O	Clipping warning and Over-temperature warning; open drain; active low. Refer to: <a href="#">Error Reporting</a>
OUT1_P	39, 40	O	Positive output for channel 1.
OUT2_M	27, 28	O	Negative output for channel 2.
OUT2_P	32	O	Positive output for channel 2.
PVDD	29, 30, 31, 36, 37, 38	P	PVDD supply. Refer to: <a href="#">PVDD Capacitor Recommendation, PVDD Supply</a>
RESET	10	I	Device reset Input; active low. Refer to: <a href="#">Fault Handling, Powering Up, Powering Down</a>
VDD	1	P	Input power supply. Refer to: <a href="#">Internal LDO, VDD Supply</a>
PowerPad™		P	Ground, connect to PCB copper pour. Placed on bottom side of device.

(1) I=Input, O=Output, I/O= Input/Output, P=Power

**Table 1. Mode Selection Pins**

MODE PINS <sup>(1)</sup>			INPUT MODE <sup>(2)</sup>	OUTPUT CONFIGURATION	DESCRIPTION
IN2_M	IN2_P	HEAD			
X	X	0	1N/2N + 1	2 x BTL	Stereo, BTL output configuration, AD mode modulation
X	X	1	1N/2N + 1	2 x BTL	Stereo, BTL output configuration, HEAD mode modulation
0	0	0	1N/2N + 1	1 x PBTL	Mono, Paralleled BTL configuration. Connect OUT1_P to OUT2_P and OUT1_M to OUT2_M, AD mode modulation
0	0	1	1N/2N + 1	1 x PBTL	Mono, Paralleled BTL configuration. Connect OUT1_P to OUT2_P and OUT1_M to OUT2_M, HEAD mode modulation
1	1	0	1N/2N + 1	1 x BTL	Mono, BTL configuration. OUT1_M and OUT1_P active, AD mode modulation
1	1	1	1N/2N + 1	1 x BTL	Mono, BTL configuration. OUT1_M and OUT1_P active, HEAD mode modulation

(1) X refers to inputs connected through AC coupling capacitor, 0 refers to logic low (GND), 1 refers to logic high (AVDD).

(2) 2N refers to differential input signal, 1N refers to single ended input signal. +1 refers to number of logic control (RESET) input pins.

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

		MIN	MAX	UNIT
Supply voltage	PVDD to GND <sup>(2)</sup>	-0.3	37	V
	BST_X to GVDD <sup>(2)</sup>	-0.3	37	V
	BST1_M, BST1_P, BST2_M, BST2_P to GND <sup>(2)</sup>	-0.3	47.8	V
	VDD to GND	-0.3	43	V
	GVDD to GND <sup>(2)</sup>	-0.3	5.5	V
	AVDD to GND	-0.3	5.5	V
Interface pins	OUT1_M, OUT1_P, OUT2_M, OUT2_P to GND <sup>(2)</sup>	-0.3	43	V
	IN1_M, IN1_P, IN2_M, IN2_P to GND	-0.3	5.5	V
	HEAD, FREQ_ADJ, GAIN/SLV, $\overline{\text{CMUTE}}$ , $\overline{\text{RESET}}$ , OSCP, OSCM to GND	-0.3	5.5	V
	$\overline{\text{FAULT}}$ , $\overline{\text{OTW\_CLIP}}$ to GND	-0.3	5.5	V
	Continuous sink current, $\overline{\text{FAULT}}$ , $\overline{\text{OTW\_CLIP}}$ to GND		9	mA
T <sub>J</sub>	Operating junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-40	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) These voltages represents the DC voltage + peak AC waveform measured at the terminal of the device in all conditions.

### 7.2 ESD Ratings

		VALUE	UNIT	
V <sub>ESD</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
PVDD	Power-stage supply	DC supply voltage	7	30	32	V
VDD <sup>(1)</sup>	Supply voltage for internal LDO regulator to supply GVDD and AVDD	DC supply voltage	7		32	V
	External supply for VDD, GVDD and AVDD. Internal LDO bypassed	DC supply voltage	4.5	5	5.5	V
AVDD	Supply voltage for analog circuits	DC supply voltage	4.5	5	5.5	V
GVDD	Supply voltage for gate-drive circuitry	DC supply voltage	4.5	5	5.5	V
R <sub>L</sub> (BTL)	Load impedance	PVDD = 30 V, Output filter inductance within recommended range	2.7	4		Ω
R <sub>L</sub> (PBTL)			1.6	3		
L <sub>OUT</sub> (BTL)	Output filter inductance	Minimum output inductance at I <sub>OC</sub>	5	10		μH
L <sub>OUT</sub> (PBTL)	Output filter inductance, PBTL before the LC filter	Minimum output inductance at I <sub>OC</sub>	5	10		
	Output filter inductance, PBTL after the LC filter	Minimum output inductance at half I <sub>OC</sub> , each inductor	5	10		
F <sub>PWM</sub>	PWM frame rate selectable for AM interference avoidance; 1% Resistor tolerance	Nominal	575	600	625	kHz
		AM1	510	533	555	
		AM2	460	480	500	
R <sub>(FREQ_ADJ)</sub>	PWM frame rate programming resistor	Nominal; Master mode	49.5	50	50.5	kΩ
		AM1; Master mode	29.7	30	30.3	
		AM2; Master mode	9.9	10	10.1	
C <sub>PVDD</sub>	PVDD close decoupling capacitors		1.0		μF	
V <sub>(FREQ_ADJ)</sub>	Voltage on FREQ_ADJ pin for slave mode operation	Slave Mode (Connect to AVDD)		5		V

(1) VDD must be connected to a supply of 5V in LDO bypass mode; OR 7V to 30V with LDO active. VDD can be connected directly to PVDD in LDO active mode, but must not exceed PVDD voltage.

### 7.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPA3220			UNIT
		DDW 44-PINS HTSSOP			
		JEDEC STANDARD 4 LAYER PCB			
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	23.5			°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	11.1			°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	4.5			°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.2			°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	4.5			°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.1			°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

## 7.5 Electrical Characteristics

PVDD\_X = 30 V, VDD = 5 V, GVDD = 5 V, T<sub>C</sub> (Case temperature) = 75 °C, f<sub>S</sub> = 480 kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INTERNAL VOLTAGE REGULATOR AND CURRENT CONSUMPTION</b>						
AVDD	Voltage regulator. Only used as reference node when supplied by internal LDO. Voltage regulator bypassed for VDD = 5 V.	VDD = 30 V		5		V
I <sub>VDD</sub>	VDD supply current. LDO mode (VDD > 7 V)	Operating, no audio signal		25		mA
		Reset mode		118		
	VDD supply current. LDO bypass mode (VDD = 5 V)	Operating, no audio signal		150		μA
		Reset mode		50		
I <sub>AVDD</sub>	Gate-supply current. LDO bypass mode (VDD = 5 V)	Operating, no audio signal		10		mA
		Reset mode		1		
I <sub>GVDD</sub>	Gate-supply current. LDO bypass mode (VDD = 5 V), AD-mode modulation	50% duty cycle		16		μA
		Reset mode		50		
	Gate-supply current. LDO bypass mode (VDD = 5 V), HEAD-mode modulation	HEAD-mode modulation		16		mA
		Reset mode		50		
I <sub>PVDD</sub>	Total PVDD idle current, AD-mode modulation, BTL	50% duty cycle with recommended output filter		17		mA
		50% duty cycle with recommended output filter, T <sub>C</sub> = 25 °C		17		
		Reset mode, No switching		1		
	Total PVDD idle current, HEAD-mode modulation, BTL	HEAD-mode modulation with recommended output filter		12		
		HEAD-mode with recommended output filter, T <sub>C</sub> = 25 °C		12		
		Reset mode, No switching		1		
<b>ANALOG INPUTS</b>						
V <sub>IN</sub>	Maximum input voltage swing				±2.8	V
I <sub>IN</sub>	Maximum input current		-1		1	mA
G	Inverting voltage Gain, V <sub>OUT</sub> /V <sub>IN</sub> (Master Mode)	R <sub>1</sub> = 5.6 kΩ, R <sub>2</sub> = OPEN		18		dB
		R <sub>1</sub> = 20 kΩ, R <sub>2</sub> = 100 kΩ		24		
		R <sub>1</sub> = 39 kΩ, R <sub>2</sub> = 100 kΩ		30		
		R <sub>1</sub> = 47 kΩ, R <sub>2</sub> = 75 kΩ		34		
	Inverting voltage Gain, V <sub>OUT</sub> /V <sub>IN</sub> (Slave Mode)	R <sub>1</sub> = 51 kΩ, R <sub>2</sub> = 51 kΩ		18		
		R <sub>1</sub> = 75 kΩ, R <sub>2</sub> = 47 kΩ		24		
		R <sub>1</sub> = 100 kΩ, R <sub>2</sub> = 39 kΩ		30		
		R <sub>1</sub> = 100 kΩ, R <sub>2</sub> = 16 kΩ		34		
R <sub>IN</sub>	Input resistance	G = 18 dB		48		kΩ
		G = 24 dB		24		
		G = 30 dB		12		
		G = 34 dB		7.7		
<b>OSCILLATOR</b>						
f <sub>OSC(IO)</sub> <sup>(1)</sup>	Nominal, Master Mode	F <sub>PWM</sub> × 6	3.45	3.6	3.75	MHz
	AM1, Master Mode		3.06	3.198	3.33	
	AM2, Master Mode		2.76	2.88	3	
V <sub>IH</sub>	High level input voltage		1.88			V
V <sub>IL</sub>	Low level input voltage				1.65	V
<b>EXTERNAL OSCILLATOR (Slave Mode)</b>						
f <sub>OSC(IO)</sub>	CLK input on OSCM/OSCP (Slave Mode)		2.3		3.78	MHz
<b>OUTPUT-STAGE MOSFETS</b>						
R <sub>DS(on)</sub>	Drain-to-source resistance, low side (LS)	T <sub>J</sub> = 25 °C, Excludes metallization resistance, GVDD = 5 V		70		mΩ
	Drain-to-source resistance, high side (HS)			70		mΩ

(1) Nominal, AM1 and AM2 use same internal oscillator with fixed ratio 4 : 4.5 : 5

**Electrical Characteristics (continued)**

 PVDD\_X = 30 V, VDD = 5 V, GVDD = 5 V, T<sub>C</sub> (Case temperature) = 75 °C, f<sub>S</sub> = 480 kHz, unless otherwise specified.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
<b>I/O PROTECTION</b>							
V <sub>uvp,AVDD</sub>	Undervoltage protection limit, AVDD			4		V	
V <sub>uvp,AVDD,hyst</sub> <sup>(2)</sup>	Undervoltage protection hysteresis, AVDD			0.1		V	
V <sub>uvp,PVDD</sub>	Undervoltage protection limit, PVDD_x			6.4		V	
V <sub>uvp,PVDD,hyst</sub> <sup>(2)</sup>	Undervoltage protection hysteresis, PVDD_x			0.45		V	
OTW	Overtemperature warning, $\overline{\text{OTW\_CLIP}}$ <sup>(2)</sup>		115	125	135	°C	
OTW <sub>hyst</sub> <sup>(2)</sup>	Temperature drop needed below OTW temperature for $\overline{\text{OTW\_CLIP}}$ to be inactive after OTW event.			20		°C	
OTE <sup>(2)</sup>	Overtemperature error		145	155	165	°C	
OTE <sub>hyst</sub> <sup>(2)</sup>	A reset needs to occur for $\overline{\text{FAULT}}$ to be released following an OTE event			20		°C	
OTE-OTW <sub>(differential)</sub> <sup>(2)</sup>	OTE-OTW differential			25		°C	
OLPC	Overload protection counter	f <sub>PWM</sub> = 600 kHz (1024 PWM cycles)		1.7		ms	
I <sub>OC, BTL</sub>	Overcurrent limit protection, speaker output current	Nominal peak current in 1Ω load		10		A	
I <sub>OC, PBTL</sub>				20		A	
I <sub>DCspkr, BTL</sub>	DC Speaker Protection Current Threshold	BTL current imbalance threshold		1.8		A	
I <sub>DCspkr, PBTL</sub>		PBTL current imbalance threshold		3.6		A	
I <sub>OCT</sub>	Overcurrent response time	Time from switching transition to flip-state induced by overcurrent.		150		ns	
I <sub>PD</sub>	Output pulldown current of each half	Connected when $\overline{\text{RESET}}$ is active to provide bootstrap charge. Not used in SE mode.		3		mA	
<b>STATIC DIGITAL SPECIFICATIONS</b>							
V <sub>IH</sub>	High level input voltage	HEAD, OSCM, OSCP, $\overline{\text{CMUTE}}$ , $\overline{\text{RESET}}$		1.9		V	
V <sub>IL</sub>	Low level input voltage				0.8		V
I <sub>ikg</sub>	Input leakage current				100		μA
<b>OTW/SHUTDOWN (FAULT)</b>							
R <sub>INT_PU</sub>	Internal pullup resistance, $\overline{\text{OTW\_CLIP}}$ to AVDD, $\overline{\text{FAULT}}$ to AVDD		20	26	32	kΩ	
V <sub>OH</sub>	High level output voltage	Internal pullup resistor	3	3.3	3.6	V	
V <sub>OL</sub>	Low level output voltage	I <sub>O</sub> = 4 mA		200	500	mV	
Device fanout	$\overline{\text{OTW\_CLIP}}$ , $\overline{\text{FAULT}}$	No external pullup		30		devices	

(2) Specified by design.

## 7.6 Audio Characteristics (BTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 30 V, VDD = 5 V, GVDD = 5 V, R<sub>L</sub> = 4 Ω, f<sub>S</sub> = 480 kHz, T<sub>C</sub> = 75°C, Output Filter: L<sub>DEM</sub> = 10 μH, C<sub>DEM</sub> = 1 μF, AD-Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>O</sub>	Power output per channel	R <sub>L</sub> = 8 Ω, 10% THD+N		60		W
		R <sub>L</sub> = 4 Ω, 10% THD+N, 1-channel, 5 s duration		110		
		R <sub>L</sub> = 8 Ω, 1% THD+N		50		
		R <sub>L</sub> = 4 Ω, 1% THD+N, 2-channels, 3 s duration		89		
		R <sub>L</sub> = 4 Ω, 1% THD+N, 1-channel, 60 s duration		89		
THD+N	Total harmonic distortion + noise	1 W		0.02		%
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded, Gain = 18 dB		72		μV
V <sub>OS</sub>	Output offset voltage	Inputs AC coupled to GND		20	60	mV
SNR	Signal-to-noise ratio <sup>(1)</sup>	A-weighted, Gain = 18 dB		108		dB
DNR	Dynamic range	A-weighted, Gain = 18 dB		109		dB
P <sub>idle</sub>	Power dissipation due to idle losses (I <sub>PVDD_X</sub> )	P <sub>O</sub> = 0, all outputs switching, AD-modulation, T <sub>C</sub> = 25°C <sup>(2)</sup>		0.55		W
		P <sub>O</sub> = 0, all outputs switching, HEAD-modulation, T <sub>C</sub> = 25°C <sup>(2)</sup>		0.38		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses also are affected by core losses of output inductors.

## 7.7 Audio Characteristics (PBTL)

PCB and system configuration are in accordance with recommended guidelines. Audio frequency = 1 kHz, PVDD\_X = 30 V, VDD = 5 V, GVDD = 5 V, R<sub>L</sub> = 3 Ω, f<sub>S</sub> = 480 kHz, T<sub>C</sub> = 75°C, Output Filter: L<sub>DEM</sub> = 10 μH, C<sub>DEM</sub> = 1 μF, Pre-Filter PBTL, AD-Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
P <sub>O</sub>	Power output per channel	R <sub>L</sub> = 3 Ω, 10% THD+N		155		W
		R <sub>L</sub> = 4 Ω, 10% THD+N		120		
		R <sub>L</sub> = 3 Ω, 1% THD+N		125		
		R <sub>L</sub> = 4 Ω, 1% THD+N		98		
THD+N	Total harmonic distortion + noise	1 W		0.017		%
V <sub>n</sub>	Output integrated noise	A-weighted, AES17 filter, Input Capacitor Grounded, Gain = 18 dB		75		μV
V <sub>OS</sub>	Output offset voltage	Inputs AC coupled to GND		20	60	mV
SNR	Signal to noise ratio <sup>(1)</sup>	A-weighted, Gain = 18 dB		108		dB
DNR	Dynamic range	A-weighted, Gain = 18 dB		110		dB
P <sub>idle</sub>	Power dissipation due to idle losses (IPVDD_X)	P <sub>O</sub> = 0, all outputs switching, AD-modulation, T <sub>C</sub> = 25°C <sup>(2)</sup>		0.25		W
		P <sub>O</sub> = 0, all outputs switching, HEAD-modulation, T <sub>C</sub> = 25°C <sup>(2)</sup>		0.19		W

(1) SNR is calculated relative to 1% THD+N output level.

(2) Actual system idle losses are affected by core losses of output inductors.

### 7.8 Typical Characteristics, BTL Configuration, AD-mode

All Measurements taken at audio frequency = 1 kHz, PVDD\_X = 30 V, VDD = 5 V, GVDD = 5 V, R<sub>L</sub> = 4 Ω, f<sub>S</sub> = 480 kHz, T<sub>A</sub> = 25°C, Output Filter: L<sub>DEM</sub> = 10 μH, C<sub>DEM</sub> = 1 μF, AD Modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.




Figure 1. Total Harmonic Distortion + Noise vs Output Power, AD-mode




Figure 2. Total Harmonic Distortion+Noise vs Frequency, AD-mode




Figure 3. Total Harmonic Distortion+Noise vs Frequency, AD-mode




Figure 4. Output Power vs Supply Voltage, AD-mode




Figure 5. Output Power vs Supply Voltage, AD-mode




Figure 6. System Efficiency vs Output Power, AD-mode

Typical Characteristics, BTL Configuration, AD-mode (continued)




Figure 7. System Efficiency vs Output Power, AD-mode




Figure 8. System Efficiency vs Output Power, AD-mode




Figure 9. System Power Loss vs Output Power, AD-mode




Figure 10. Output Power vs Ambient Temperature, AD-mode




Figure 11. Noise Amplitude vs Frequency, AD-mode




Figure 12. CCIF Intermodulation, AD-mode, 1 W

Typical Characteristics, BTL Configuration, AD-mode (continued)




Figure 13. CCIF Intermodulation, AD-Mode, 25 W




Figure 14. Channel-to-Channel Crosstalk vs Frequency, AD-mode




Figure 15. Idle Current vs Supply Voltage, AD vs HEAD











Figure 16. Efficiency vs Output Power, AD vs HEAD

### 7.9 Typical Characteristics, PBTL Configuration, AD-mode

All Measurements taken at audio frequency = 1 kHz, PVDD\_X = 30V, VDD = 5 V, GVDD = 5 V, R<sub>L</sub> = 2Ω, f<sub>S</sub> = 480 kHz, T<sub>A</sub> = 25°C, Output Filter: L<sub>DEM</sub> = 10 μH, C<sub>DEM</sub> = 1 μF, Pre-Filter PBTL, AD modulation, AES17 + AUX-0025 measurement filters, unless otherwise noted.



Typical Characteristics, PBTL Configuration, AD-mode (continued)



$R_L = 2\Omega, 3\Omega, 4\Omega$

Figure 23. System Power Loss vs Output Power, AD-Mode




Figure 24. Output Power vs Ambient Temperature




Figure 25. CCIF Intermodulation vs Frequency, AD-mode




Figure 26. CCIF Intermodulation vs Frequency, AD-mode

## 8 Parameter Measurement Information

All parameters are measured according to the conditions described in the [Recommended Operating Conditions](#).

Most audio analyzers will not give correct readings of Class-D amplifiers' performance due to their sensitivity to out of band noise present at the amplifier output. AES-17 + AUX-0025 pre-analyzer filters are recommended to use for Class-D amplifier measurements. In absence of such filters, a 30-kHz low-pass filter ( $10\ \Omega + 47\ \text{nF}$ ) can be used to reduce the out of band noise remaining on the amplifier outputs.

## 9 Detailed Description

### 9.1 Overview

TPA3220 is designed as a feature-enhanced cost efficient high power Class-D audio amplifier. It has built-in advanced protection circuitry to ensure maximum product robustness as well as a flexible feature set including built in LDO for easy supply of low voltage circuitry, selectable gain, switching frequency, master/slave synchronization of multiple devices, selectable PWM modulation scheme, mute function, temperature and clipping status signals. TPA3220 has a bandwidth up to 100 kHz and low output noise designed for high resolution audio applications and accepts both differential and single ended analog audio inputs at levels from  $1\ V_{\text{RMS}}$  to  $2\ V_{\text{RMS}}$ . With its closed loop operation TPA3220 is designed for high audio performance with a system power supply between 7 V and 30 V.

To facilitate system design, the TPA3220 needs only a (typical) 30 V power stage supply. The TPA3220 has an internal voltage regulator supplied from the VDD pin for the analog and digital system blocks and the output stage gate drive respectively. The VDD pin can be connected directly to PVDD in case of only this power supply rail being available.

To reduce device power losses an external 5 V supply can be used for the AVDD and VDD supply pins. The internal voltage regulator connected to the VDD pin is automatically turned off if an external 5 V supply is used for this pin. Although supplied from the same 5 V source, separating AVDD and VDD on the printed-circuit board (PCB) by RC filters (see application diagram for details) is recommended. These RC filters provide the recommended high-frequency isolation. Special attention should be paid to placing all decoupling capacitors as close to their associated pins as possible. In general, the physical loop with the power supply pins, decoupling capacitors and GND return path to the device pins must be kept as short as possible and with as little area as possible to minimize induction (see [Layout Examples](#) for additional information).

The floating supplies for the output stage high side gate drives are supplied by built-in bootstrap circuitry requiring only an external capacitor for each half-bridge.


For a properly functioning bootstrap circuit, a small ceramic capacitor must be connected from each bootstrap pin (BST\_X) to the power-stage output pin (OUT\_X). When the power-stage output is low, the bootstrap capacitor is charged through an internal diode connected between the gate-drive power-supply pin (GVDD) and the bootstrap pins. When the power-stage output is high, the bootstrap capacitor potential is shifted above the output potential and thus provides a suitable voltage supply for the high-side gate driver. It is recommended to use 33 nF ceramic capacitors, size 0603 or 0805, for the bootstrap supply. These 33 nF capacitors ensure sufficient energy storage, even during minimal PWM duty cycles, to keep the high-side power stage FET (LDMOS) fully turned on during the remaining part of the PWM cycle.

Special attention should be paid to the power stage power supply; this includes component selection, PCB placement, and routing.


For optimal electrical performance, EMI compliance, and system reliability, it is important that each PVDD\_X node is decoupled with  $1\ \mu\text{F}$  ceramic capacitors placed as close as possible to the PVDD supply pins. It is recommended to follow the PCB layout of the TPA3220 reference design. For additional information on recommended power supply and required components, see the application diagrams in this data sheet.

If using external power supply for the AVDD and VDD internal regulators, this supply should be from a low-noise, low-output-impedance voltage regulator. Likewise, the 30 power stage supply is assumed to have low output impedance throughout the entire audio band, and low noise. The power supply sequence is not critical as facilitated by the internal power-on-reset circuit, but it is recommended to release  $\overline{\text{RESET}}$  after the power supply is settled for minimum turn on audible artefacts. Moreover, the TPA3220 is fully protected against erroneous power-stage turn on due to parasitic gate charging. Thus, voltage-supply ramp rates (dV/dt) are noncritical within the specified range (see the [Recommended Operating Conditions](#) table of this data sheet).

## 9.2 Functional Block Diagrams



Functional Block Diagrams (接下页)



\*NOTE1: Logic AND in or outside microcontroller

图 27. System Block Diagram

### 9.3 Feature Description

#### 9.3.1 Internal LDO

TPA3220 has a built in optional LDO (Low dropout voltage regulator) to supply the analog and digital circuits as well as the gate drive for the output stages. The LDO can be used in systems where only the high voltage power rail is available, hence no additional power supply rails need to be generated for the TPA3220 to operate. As being a linear regulator, the LDO will add to the power losses of the device due to the (PVDD-5V) voltage drop and the supply current for AVDD and GVDD given in the *Electrical Characteristics* table.




图 28. Internal LDO for Single Supply Systems

When using the internal LDO in TPA3220 the VDD terminal should be connected to a voltage source between 7V and PVDD. In a single supply system the VDD terminal should be connected directly to the PVDD terminal. The LDO output is connected to the AVDD terminal, and can be used to supply the gate drive by supplying the GVDD from AVDD through a RC filter for best noise performance as shown in 图 28.




图 29. Internal LDO Bypass for Highest Power Efficiency

For highest system power efficiency the LDO can be bypassed by connecting VDD to an external 5 V supply. In this configuration AVDD and GVDD should be supplied by 5 V from the external power supply. GVDD should be supplied through a RC filter for best noise performance as shown in 图 29.

##### 9.3.1.1 Input Configuration, Gain Setting And Master / Slave Operation

TPA3220 is designed to accept either a differential or a single-ended audio input signal. To accept a wide range of system front ends TPA3220 has selectable input gain that allows full scale output with a wide range of input signal levels.

Best system noise performance is obtained with balanced audio interface. However, to be used in systems with only a single ended audio input signal available, one input terminal can be connected to AC ground, to accept single ended audio input signals.




图 30. Balanced Audio Input Configuration

## Feature Description (接下页)

In systems with single ended audio inputs the device gain will typically need to be set higher than for systems with balanced audio input signals.




图 31. Single Ended Audio Input Configuration

### 9.3.2 Gain Setting And Master / Slave Operation

The gain of TPA3220 is set by the voltage divider connected to the GAIN/SLV control pin. Master or Slave mode is also controlled by the same pin. An internal ADC is used to detect the 8 input states. The first four stages sets the GAIN in Master mode in gains of 18, 24, 30, 34 dB respectively, while the next four stages sets the GAIN in Slave mode in gains of 18, 24, 30, 34 dB respectively. The gain setting is latched when RESET goes high and cannot be changed while RESET is high. 表 2 shows the recommended resistor values, the state and gain:

表 2. Gain and Master / Slave

Master / Slave Mode	Gain	R1 (to GND)	R2 (to AVDD)	Differential Input Signal Level (each input pin)	Single Ended Input Signal Level
Master	18 dB	5.6 kΩ	OPEN	2 VRMS	2 VRMS
Master	24 dB	20 kΩ	100 kΩ	1 VRMS	2 VRMS
Master	30 dB	39 kΩ	100 kΩ	0.5 VRMS	1 VRMS
Master	34 dB	47 kΩ	75 kΩ	0.32 VRMS	0.63 VRMS
Slave	18 dB	51 kΩ	51 kΩ	2 VRMS	2 VRMS
Slave	24 dB	75 kΩ	47 kΩ	1 VRMS	2 VRMS
Slave	30 dB	100 kΩ	39 kΩ	0.5 VRMS	1 VRMS
Slave	34 dB	100 kΩ	16 kΩ	0.32 VRMS	0.63 VRMS




图 32. Gain and Master / Slave Setup

For easy multi-channel system design TPA3220 has a Master / Slave feature that allows automatic synchronization of multiple slave devices operated at the PWM switching frequency of a master device. This benefits system noise performance by eliminating spurious crosstalk sum and difference tones due to unsynchronized channel-to-channel switching frequencies. Furthermore the Master / Slave scheme is designed to interleave switching of the individual channels in a multi-channel system such that the power supply current ripple frequency is moved to a higher frequency which reduces the RMS ripple current in the power supply bulk capacitors.

The Master / Slave scheme and the interleaving of the output stage switching is automatically configured by connecting the OSCx pins between a master and multiple slave devices. Connect the OSCx pins in either positive or negative polarity to configure either a Slave1 or Slave2 device. Connect the OSCM of the Master device to the OSCM of a slave device to configure for Slave1 or OSCP to configure for Slave2. Then connect the remaining OSCx pins between the master and slave devices. The Master, Slave1 and Slave2 PWM switching will be 30 degrees out of phase with each other. All switching channels are automatically synchronized by releasing RESET on all devices at the same time.




图 33. Gain and Master PCB Implementation

Placement on the PCB and connection of multiple TPA3220 devices in a multi channel system is illustrated in 图 33. Slave devices should be placed on either side of the master device, with a Slave1 device on one side of the Master device, and a Slave2 device on the other. In systems with more than 3 TPA3220 devices, the master should be in the middle, and every second slave devices should be a Slave1 or Slave 2 as illustrated in 图 33. A 47kΩ pull up resistor to AVDD should be connected to the master device OSCM output and a 47kΩ pull down resistor to GND should be connected to the master OSCP CLK outputs.

9.3.3 AD-Mode and HEAD-Mode PWM Modulation

TPA3220 has the option of using either AD-Mode or HEAD-Mode PWM modulation scheme. AD mode has continuous switching of the two half bridge outputs in each BTL output channel. Both half bridge outputs are switching in HEAD mode, but with reduced duty cycle for idle operation and while playing small signals. With higher output levels one half bridge stops switching on HEAD mode operation. HEAD benefits both device power loss and EMI performance, where AD mode is considered to have the highest audio performance.




图 34. AD-Mode Configuration




图 35. HEAD-Mode Configuration




图 36. AD Mode Output Waveforms, Idle




图 37. AD Mode Output Waveforms, High Level Output




图 38. AD Mode Speaker Output Signals, Low or and High Level Output




图 39. HEAD Mode Output Waveforms, Idle




图 40. HEAD Mode Output Waveforms, High Level Output




图 41. HEAD Mode Speaker Output Signals, Low Level Output




图 42. HEAD Mode Speaker Output Signals, High Level Output

### 9.3.4 Oscillator

The oscillator frequency can be trimmed by external control of the `FREQ_ADJ` pin.

To reduce interference problems while using radio receiver tuned within the AM band, the switching frequency can be changed from nominal to higher values. These values should be chosen such that the nominal and the higher value switching frequencies together results in the fewest cases of interference throughout the AM band. The oscillator frequency can be selected by the value of the `FREQ_ADJ` resistor connected to GND in master mode according to the description in the [Recommended Operating Conditions](#) table.

For slave mode operation, turn off the oscillator by pulling the `FREQ_ADJ` pin to AVDD. This configures the `OSC_I/O` pins as inputs to be slaved from an external differential clock. In a master/slave system inter channel delay is automatically setup between the switching of the audio channels, which can be illustrated by no idle channels switching at the same time. This will not influence the audio output, but only the switch timing to minimize noise coupling between audio channels through the power supply to optimize audio performance and to get better operating conditions for the power supply. The inter channel delay will be setup for a slave device depending on the polarity of the `OSC_I/O` connection such that a slave mode 1 is selected by connecting the master device `OSC_I/O` to the slave 1 device `OSC_I/O` with same polarity (+ to + and - to -), and slave mode 2 is selected with the inverse polarity (+ to - and - to +).

### 9.3.5 Input Impedance

The TPA3220 input stage is a fully differential input stage and the input impedance changes with the gain setting from 7.7 k $\Omega$  at 34 dB gain to 47 k $\Omega$  at 18 dB gain. Table 1 lists the values from min to max gain. The tolerance of the input resistor value is  $\pm 20\%$  so the minimum value will be higher than 6.2 k $\Omega$ . The inputs need to be AC-coupled to minimize the output DC-offset and ensure correct ramping of the output voltages during power-ON and power-OFF. The input ac-coupling capacitor together with the input impedance forms a high-pass filter with the following cut-off frequency:

If a flat bass response is required down to 20 Hz the recommended cut-off frequency is a tenth of that, 2 Hz. [表 3](#) lists the recommended ac-couplings capacitors for each gain step. If a -3 dB is accepted at 20 Hz 10 times lower capacitors can be used – for example, a 1  $\mu\text{F}$  can be used.

**表 3. Recommended Input AC-Coupling Capacitors**

Gain	Input Impedance	Input AC-Coupling Capacitance	Input High Pass Filter
18 dB	48 k $\Omega$	4.7 $\mu\text{F}$	0.7 Hz
24 dB	24 k $\Omega$	10 $\mu\text{F}$	0.7 Hz
30 dB	12 k $\Omega$	10 $\mu\text{F}$	1.3 Hz
34 dB	7.7 k $\Omega$	10 $\mu\text{F}$	2.1 Hz

The input capacitors used should be a type with low leakage, like quality electrolytic, tantalum, film or ceramic. If a polarized type is used the positive connection should face such that the capacitor has a positive DC bias.

### 9.3.6 Error Reporting

The `FAULT`, and `OTW_CLIP`, pins are active-low, open-drain outputs. The `FAULT` function is for protection-mode signaling to a system-control device. Any fault resulting in device shutdown is signaled by the `FAULT` pin going low. Also, `OTW_CLIP` goes low when the device junction temperature exceeds 125°C (see [表 4](#)).

**表 4. Error Reporting**

<code>FAULT</code>	<code>OTW_CLIP</code>	DESCRIPTION
0	0	Overtemperature (OTE), overload (OLP), or undervoltage (UVP). Junction temperature higher than 125°C (overtemperature warning).
0	1	Overload (OLP) or undervoltage (UVP). Junction temperature lower than 125°C
1	0	Junction temperature higher than 125°C (overtemperature warning)
1	1	Junction temperature lower than 125°C and no OLP or UVP faults (normal operation)

Note that asserting  $\overline{\text{RESET}}$  low forces the  $\overline{\text{FAULT}}$  signal high, independent of faults being present. TI recommends monitoring the  $\overline{\text{OTW\_CLIP}}$  signal using the system microcontroller and responding to an overtemperature warning signal by turning down the volume to prevent further heating of the device resulting in device shutdown (OTE).

To reduce external component count, an internal pullup resistor to 3.3 V is provided on both  $\overline{\text{FAULT}}$  and  $\overline{\text{OTW\_CLIP}}$  outputs.

## 9.4 Device Functional Modes

TPA3220 can be configured in either a stereo BTL (Bridge Tied Load) mode, mono BTL mode (only one output BTL channel active), or in a mono PBTL (Parallel Bridge Tied Load) mode. In PBTL mode the two output BTL channels are paralleled with double output current available. The paralleling of the two BTL outputs can be made either before the output LC filter, or after the output LC filter. For PBTL mode the audio performance will in general be higher when paralleling before the output LC filter, but paralleling after the LC output filter may be preferred in some systems.

See [Table 1](#) for mode configuration setup.




图 43. Stereo BTL




图 44. Mono BTL




图 45. Mono PBTL, Pre LC Filter




图 46. Mono PBTL, Post LC Filter

### 9.4.1 Powering Up

The TPA3220 does not require a power-up sequence because of the integrated undervoltage protection (UVP), but it is recommended to hold  $\overline{\text{RESET}}$  low until PVDD supply voltage is stable to avoid audio artifacts. The outputs of the H-bridges remain in a high-impedance state until the gate-drive supply (GVDD) and AVDD voltages are above their UVP voltage thresholds (see the [Electrical Characteristics](#) table of this data sheet). This allows an internal circuit to charge the external bootstrap capacitors by enabling a weak pull-down of the half-bridge output as well as initiating a controlled ramp up sequence of the output voltage.




图 47. Startup Timing

When  $\overline{\text{RESET}}$  is released to turn on TPA3220,  $\overline{\text{FAULT}}$  signal will turn low and AVDD voltage regulator will be enabled.  $\overline{\text{FAULT}}$  will stay low until AVDD reaches the undervoltage protection (UVP) voltage threshold (see the Electrical Characteristics table of this data sheet). After a pre-charge time to stabilize the DC voltage across the input AC coupling capacitors, the ramp up sequence starts and completes once the  $\overline{\text{CMUTE}}$  node is charged to its final value.

#### 9.4.1.1 Startup Ramp Time

During the startup ramp the  $\overline{\text{CMUTE}}$  capacitor is charged by an internal current generator. With use of the recommended 33 nF  $\overline{\text{CMUTE}}$  capacitor value, the startup ramp time is approximately 20 ms. Higher  $\overline{\text{CMUTE}}$  capacitor value will increase the ramp time, and a lower value will decrease the ramp time. The recommended  $\overline{\text{CMUTE}}$  capacitor value is selected for minimum audible artifacts during startup and shutdown ramp.

#### 9.4.2 Powering Down

The TPA3220 does not require a power-down sequence. The device remains fully operational as long as the VDD, AVDD and PVDD voltages are above their undervoltage protection (UVP) voltage thresholds (see the [Electrical Characteristics](#) table of this data sheet). Although not specifically required, it is a good practice to hold  $\overline{\text{RESET}}$  low during power down, thus preventing audible artifacts including pops or clicks by initiating a controlled ramp down sequence of the output voltage. The ramp down sequence will complete once the  $\overline{\text{CMUTE}}$  node is discharged.

##### 9.4.2.1 Power Down Ramp Time

During the power down ramp the  $\overline{\text{CMUTE}}$  capacitor is discharged by internal circuitry. With use of the recommended 33 nF  $\overline{\text{CMUTE}}$  capacitor value, the power-down ramp time is approximately 20 ms.

### 9.4.3 Device Reset

Asserting  $\overline{\text{RESET}}$  low initiates the device ramp down. The output FETs go into a Hi-Z state after the ramp down is complete. Output pull downs are active in both BTL mode and PBTL mode with  $\overline{\text{RESET}}$  low.

In BTL modes, to accommodate bootstrap charging prior to switching start, asserting the  $\overline{\text{RESET}}$  input low enables weak pull-down of the half-bridge outputs.

Asserting  $\overline{\text{RESET}}$  low removes any fault information to be signaled on the  $\overline{\text{FAULT}}$  output, that is,  $\overline{\text{FAULT}}$  is forced high. A rising-edge transition on  $\overline{\text{RESET}}$  allows the device to resume operation after a fault. To ensure thermal reliability, the rising edge of  $\overline{\text{RESET}}$  must occur no sooner than 4 ms after the falling edge of  $\overline{\text{FAULT}}$ .

The TPA3220 will enter a low power state once the ramp down sequence is complete.

### 9.4.4 Device Soft Mute

Asserting  $\overline{\text{CMUTE}}$  low initiates the device soft mute function. The soft mute function initiates a ramp down sequence of the outputs, and the output FETs go into a Hi-Z state after the ramp down is complete. All internal circuits are powered while in soft mute state. External control of the soft mute function must provide high impedance output when not engaged (open drain output) to allow the  $\overline{\text{CMUTE}}$  node to charge/discharge during device ramp up and ramp down when de-asserting and asserting  $\overline{\text{RESET}}$ .

### 9.4.5 Device Protection System

The TPA3220 contains advanced protection circuitry carefully designed to facilitate system integration and ease of use, as well as to safeguard the device from permanent failure due to a wide range of fault conditions such as short circuits, overload, overtemperature and undervoltage. The TPA3220 responds to a fault by immediately setting the power stage in a high-impedance (Hi-Z) state and asserting the  $\overline{\text{FAULT}}$  pin low. In situations other than overload and overtemperature error (OTE), the device automatically recovers when the fault condition has been removed, that is, the supply voltage has increased. The device will handle errors, as shown in 表 5.

表 5. Device Protection

BTL MODE		PBTL MODE	
LOCAL ERROR IN	TURNS OFF	LOCAL ERROR IN	TURNS OFF
A	A+B	A	A+B+C+D
B		B	
C	C+D	C	
D		D	

Bootstrap UVP does not shutdown according to the table, it shuts down the respective halfbridge (non-latching, does not assert  $\overline{\text{FAULT}}$ ).

#### 9.4.5.1 Overload and Short Circuit Current Protection

TPA3220 has fast reacting current sensors on all high-side and low-side FETs. To prevent output current from increasing beyond the overcurrent threshold, TPA3220 uses current limiting of the output current for each switching cycle (Cycle By Cycle Current Control, CB3C) in case of excess output current. CB3C prevents premature shutdown due to high output current transients caused by high level music transients and a drop of real speaker's load impedance, and allows the output current to be limited to a maximum programmed level. If the maximum output current persists, i.e. the power stage being overloaded with too low load impedance, the device will shut down the affected output channel and the affected output is put in a high-impedance (Hi-Z) state until a  $\overline{\text{RESET}}$  cycle is initiated. CB3C works individually for each full-bridge output. If an over current event is triggered, CB3C performs a state flip of the full-bridged output that is cleared upon beginning of next PWM frame.




图 48. CB3C Timing Example

#### 9.4.5.2 Signal Clipping and Pulse Injector

A built in activity detector monitors the PWM activity of the OUT\_X pins. TPA3220 is designed to drive unclipped output signals all the way to PVDD and GND rails. In case of audio signal clipping when applying excessive input signal voltage, or in case of CB3C current protection being active, the amplifier feedback loop of the audio channel will respond to this condition with a saturated state, and the output PWM signals will stop unless special circuitry is implemented to handle this situation. To prevent the output PWM signals from stopping in a clipping or CB3C situation, narrow pulses are injected to the gate drive to maintain output activity. The injected narrow pulses are injected at every 4<sup>th</sup> PWM frame, and thus the effective switching frequency during this state is reduced to 1/4 of the normal switching frequency.

Signal clipping is signalled on the OTW\_CLIP pin and is self clearing when signal level reduces and the device reverts to normal operation. The OTW\_CLIP pulses starts at the onset to output clipping, typically at a THD level around 0.01%, resulting in narrow OTW\_CLIP pulses starting with a pulse width of ~500ns.




图 49. Signal Clipping PWM and Speaker Output Signals

#### 9.4.5.3 DC Speaker Protection

The output DC protection scheme protects a speaker from excess DC current in case one terminal of the speaker is connected to the amplifier while the other is accidentally shorted to the chassis ground. Such a short circuit results in a DC voltage of PVDD/2 across the speaker, which potentially can result in destructive current levels. The output DC protection detects any unbalance of the output and input current of a BTL or PBTTL output configuration (current into/out of one half-bridge equals current out of/into the other half-bridge), and in the event of the unbalance exceeding a programmed threshold, the overload counter increments until its maximum value and the affected output channel is shut down. DC Speaker Protection is enabled in both BTL and PBTTL mode operation.

#### 9.4.5.4 Pin-to-Pin Short Circuit Protection (PPSC)

The PPSC detection system protects the device from permanent damage in the case that a power output pin (OUT\_X) is shorted to GND\_X or PVDD\_X. For comparison, the OC protection system detects an overcurrent after the demodulation filter where PPSC detects shorts directly at the pin before the filter. PPSC detection is performed at startup after RESET is pulled high. When PPSC detection is activated by a short on the output, all half-bridges are kept in a Hi-Z state until the short is removed; the device then continues the startup sequence and starts switching. The detection is controlled globally by a two step sequence. The first step ensures that there are no shorts from OUT\_X to GND\_X, the second step tests that there are no shorts from OUT\_X to PVDD\_X. The total duration of this process is roughly proportional to the capacitance of the output LC filter. The typical duration is < 15 ms/μF. While the PPSC detection is in progress, FAULT is kept low. If no shorts are present the PPSC detection passes, and FAULT is released. A device reset will start a new PPSC detection. PPSC detection is enabled in both BTL and PBTTL output configurations. To make sure not to trip the PPSC detection system it is recommended not to insert a resistive load to GND\_X or PVDD\_X.

#### 9.4.5.5 Overtemperature Protection OTW and OTE

TPA3220 has a two-level temperature-protection system that asserts an active-low warning signal ( $\overline{\text{OTW\_CLIP}}$ ) when the device junction temperature exceeds 125°C (typical) and, if the device junction temperature exceeds 155°C (typical), the device is put into thermal shutdown, resulting in all half-bridge outputs being set in the high-impedance (Hi-Z) state and  $\overline{\text{FAULT}}$  being asserted low. OTE is latched in this case. To clear the OTE latch,  $\overline{\text{RESET}}$  must be asserted. Thereafter, the device resumes normal operation.

#### 9.4.5.6 Undervoltage Protection (UVP) and Power-on Reset (POR)

The UVP and POR circuits of the TPA3220 fully protect the device in any power-up/down and brownout situation with PVDD not exceeding the values stated in [Absolute Maximum Ratings](#). While powering up, the POR circuit ensures that all circuits are fully operational when the AVDD supply voltage reaches the value stated in the [Electrical Characteristics](#) table. Although AVDD is independently monitored, a supply voltage drop below the UVP threshold on AVDD pin results in all half-bridge outputs immediately being set in the high-impedance (Hi-Z) state and  $\overline{\text{FAULT}}$  being asserted low. The device automatically resumes operation when all supply voltages have increased above their UVP threshold.

### 9.4.5.7 Fault Handling

If a fault situation occurs while in operation, the device acts accordingly to the fault being a global or a channel fault. A global fault is a chip-wide fault situation and causes all PWM activity of the device to be shut down, and asserts  $\overline{\text{FAULT}}$  low. A global fault is a latching fault and clearing  $\overline{\text{FAULT}}$  and restarting operation requires resetting the device by toggling  $\overline{\text{RESET}}$ . De-asserting  $\overline{\text{RESET}}$  should never be allowed with excessive system temperature, so it is advised to monitor  $\overline{\text{RESET}}$  with a system microcontroller and only release  $\overline{\text{RESET}}$  ( $\overline{\text{RESET}}$  high) if the  $\overline{\text{OTW\_CLIP}}$  signal is cleared (high). A channel fault results in shutdown of the PWM activity of the affected channel(s). Note that asserting  $\overline{\text{RESET}}$  low forces the  $\overline{\text{FAULT}}$  signal high, independent of faults being present.

**表 6. Error Reporting**

Fault/Event	Fault/Event Description	Global or Channel	Reporting Method	Latched/Self Clearing	Action needed to Clear	Output FETs
PVDD_X UVP	Voltage Fault	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Increase affected supply voltage	HI-Z
AVDD UVP						
POR (AVDD UVP)	Power On Reset	Global	$\overline{\text{FAULT}}$ pin	Self Clearing	Allow AVDD to rise	HI-Z
OTW	Thermal Warning	Global	$\overline{\text{OTW}}$ pin	Self Clearing	Cool below OTW threshold	Normal operation
OTE	Thermal Shutdown	Global	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
OLP (CB3C>1.7 ms)	OC Shutdown	Channel	$\overline{\text{FAULT}}$ pin	Latched	Toggle $\overline{\text{RESET}}$	HI-Z
CB3C	OC Limiting	Channel	None	Self Clearing	Reduce signal level or remove short	Flip state, cycle by cycle at fs/3
Stuck at Fault <sup>(1)</sup>	No OSC_IO activity in Slave Mode	Global	None	Self Clearing	Resume OSC_IO activity	HI-Z

- (1) Stuck at Fault occurs when input OSC\_IO input signal frequency drops below minimum frequency given in the [Electrical Characteristics](#) table of this data sheet.

## 10 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 10.1 Application Information

TPA3220 can be configured either in stereo BTL, mono BTL or mono PBTL mode depending on output power conditions and system design.

### 10.2 Typical Applications

#### 10.2.1 Stereo BTL Application




图 50. Typical Differential (2N) AD-Mode BTL Application

## Typical Applications (接下页)

### 10.2.1.1 Design Requirements

For this design example, use the parameters in [表 7](#).

**表 7. Design Requirements, BTL Application**

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	7 - 30 V
Analog Inputs	IN1_M = ±2.8V (peak, max)
	IN1_P = ±2.8V (peak, max)
	IN2_M = ±2.8V (peak, max)
	IN2_P = ±2.8V (peak, max)
Output Filters	Inductor-Capacitor Low Pass Filter (10 μH + 1 μF)
Speaker Impedance	3 - 8 Ω

### 10.2.1.2 Detailed Design Procedures

A rising-edge transition on  $\overline{\text{RESET}}$  input allows the device to execute the startup sequence and starts switching.

A toggling  $\overline{\text{OTW\_CLIP}}$  signal is indicating that the output is approaching clipping. The signal can be used either to decrease audio volume or to control an intelligent power supply nominally operating at a low rail adjusting to a higher supply rail.

The device inverts the audio signal from input to output.

The AVDD pin is not recommended to be used as a voltage source for external circuitry when internal LDO is enabled ( $VDD \geq 7 \text{ V}$ ).

#### 10.2.1.2.1 Decoupling Capacitor Recommendations

In order to design an amplifier that has robust performance, passes regulatory requirements, and exhibits good audio performance, good quality decoupling capacitors should be used. In practice, X7R should be used in this application.

The voltage of the decoupling capacitors should be selected in accordance with good design practices. Temperature, ripple current, and voltage overshoot must be considered. This fact is particularly true in the selection of the 1μF that is placed on the power supply to each full-bridge. It must withstand the voltage overshoot of the PWM switching, the heat generated by the amplifier during high power output, and the ripple current created by high power output. A minimum voltage rating of 50 V is required for use with a 30 V power supply.

#### 10.2.1.2.2 PVDD Capacitor Recommendation

The large capacitors used in conjunction with each full-bridge, are referred to as the PVDD Capacitors. These capacitors should be selected for proper voltage margin and adequate capacitance to support the power requirements. In practice, with a well designed system power supply, 470 μF, 50 V supports most applications. The PVDD capacitors should be low ESR type because they are used in a circuit associated with high-speed switching.

#### 10.2.1.2.3 BST capacitors

To ensure large enough bootstrap energy storage for the high side gate drive to work correctly with all audio source signals, 33 nF / 50V X7R BST capacitors are recommended.

#### 10.2.1.2.4 PCB Material Recommendation

FR-4 Glass Epoxy material with 2 oz. (70 μm) copper is recommended for use with the TPA3220. The use of this material can provide for higher power output, improved thermal performance, and better EMI margin due to lower PCB trace inductance.

### 10.2.2 Typical Application, Differential (2N), AD-Mode PBTL (Outputs Paralleled before LC filter)

TPA3220 can be configured in mono PBTL mode by paralleling the outputs before the LC filter or after the LC filter (see [Typical Application, Differential \(2N\), AD-Mode PBTL \(Outputs Paralleled after LC filter\)](#)). Paralleled outputs before the LC filter is recommended for better performance and limiting the number of output LC filter inductors.




图 51. Typical Differential (2N) AD-Mode PBTL Application

#### 10.2.2.1 Design Requirements

Refer to [Stereo BTL Application](#) for the Design Requirements.

表 8. Design Requirements, PBTL Application

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	7 - 30 V
Analog Inputs	IN1_M = ±2.8 V (peak, max)
	IN1_P = ±2.8 V (peak, max)
	IN2_M = Grounded
	IN2_P = Grounded
Output Filters	Inductor-Capacitor Low Pass Filter (10 µH + 1 µF)
Speaker Impedance	2 - 4 Ω

### 10.2.3 Typical Application, Differential (2N), AD-Mode PBTL (Outputs Paralleled after LC filter)

TPA3220 can be configured in mono PBTL mode by paralleling the outputs before the LC filter (see [Typical Application, Differential \(2N\), AD-Mode PBTL \(Outputs Paralleled before LC filter\)](#)) or after the LC filter. Paralleled outputs after the LC filter may be preferred if: a single board design must support both PBTL and BTL, or in the case multiple, smaller paralleled inductors are preferred due to size or cost. Paralleling after the LC filter requires four inductors, one for each OUT\_x. This section shows an example of paralleled outputs after the LC filter.




图 52. Typical Differential (2N) AD-Mode PBTL Application

#### 10.2.3.1 Design Requirements

Refer to [Stereo BTL Application](#) for the Design Requirements.

表 9. Design Requirements, PBTL Application

DESIGN PARAMETER	EXAMPLE
Low Power Supply	5 V
High Power Supply	7 - 30 V
Analog Inputs	IN1_M = ±2.8 V (peak, max)
	IN1_P = ±2.8 V (peak, max)
	IN2_M = Grounded
	IN2_P = Grounded
Output Filters	Inductor-Capacitor Low Pass Filter (10 μH + 1 μF)
Speaker Impedance	2 - 4 Ω

## 11 Power Supply Recommendations

### 11.1 Power Supplies

The TPA3220 device requires a single external power supply for proper operation. A high-voltage supply, PVDD, is required to power the output stage of the speaker amplifier and its associated circuitry. PVDD can be used to supply an internal LDO to supply 5 V to AVDD and GVDD (connect VDD to PVDD).

Additionally, in LDO bypass mode an external power supply should be connected to VDD, AVDD and GVDD to power the gate-drive and other internal digital and analog circuit blocks in the device.

The allowable voltage range for both the PVDD and VDD/AVDD/GVDD supplies are listed in the [Recommended Operating Conditions](#) table. Ensure both the PVDD and the VDD/AVDD/GVDD supplies can deliver more current than listed in the [Electrical Characteristics](#) table.

#### 11.1.1 VDD Supply

VDD can be connected to PVDD in systems using only a single power supply. VDD is connected to an internal LDO that is then used to supply AVDD and GVDD for digital and analog circuits as well as to supply the gate drive.

To reduce device power consumption, the internal LDO can be bypassed by connecting VDD, AVDD and GVDD to an external 5 V power supply.

Proper connection, routing, and decoupling techniques are highlighted in the TPA3220 device EVM User's Guide (as well as the [Application Information](#) section and [Layout Examples](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3220 device EVM User's Guide, which followed the same techniques as those shown in the [Application Information](#) section, may result in reduced performance, errant functionality, or even damage to the TPA3220 device. To simplify the power supply requirements for the system, the TPA3220 device includes a integrated low-dropout (LDO) linear regulator to create a 5V rail for AVDD and GVDD supplies. The linear regulator is internally connected to the VDD supply and its output is present on the AVDD pin, providing a connection point for an external bypass capacitors. It is important to note that the linear regulator integrated in the device has only been designed to support the current requirements of the internal circuitry, and should not be used to power any additional external circuitry. Additional loading on these pins could cause the voltage to sag and increase noise injection, which negatively affects the performance and operation of the device.

#### 11.1.2 AVDD and GVDD Supplies

AVDD and GVDD can be supplied either through the internal LDO or from external 5 V power supply to power internal analog and digital circuits and the gate-drives for the output H-bridges. Proper connection, routing, and decoupling techniques are highlighted in the TPA3220 device EVM User's Guide (as well as the [Application Information](#) section and [Layout Examples](#) section) and must be followed as closely as possible for proper operation and performance. Deviation from the guidance offered in the TPA3220 device EVM User's Guide, which followed the same techniques as those shown in the [Application Information](#) section, may result in reduced performance, errant functionality, or even damage to the TPA3220 device.

#### 11.1.3 PVDD Supply

The output stage of the speaker amplifier drives the load using the PVDD supply. This is the power supply which provides the drive current to the load during playback. Proper connection, routing, and decoupling techniques are highlighted in the TPA3220 device EVM User's Guide (as well as the [Application Information](#) section and [Layout Examples](#) section) and must be followed as closely as possible for proper operation and performance. Due the high-voltage switching of the output stage, it is particularly important to properly decouple the output power stages in the manner described in the TPA3220 device EVM User's Guide. The lack of proper decoupling, like that shown in the EVM User's Guide, can results in voltage spikes which can damage the device, or cause poor audio performance and device shutdown faults.

## **Power Supplies (接下页)**

### **11.1.4 BST Supply**

TPA3220 has built-in bootstrap supply for each half bridge gate drive to supply the high side MOSFETs, only requiring a single capacitor per half bridge. The capacitors are connected to each half bridge output, and are charged by the GVDD supply via an internal diode while the PWM outputs are in low state. The high side gate drive is supplied by the voltage across the BST capacitor while the output PWM is high. It is recommended to place the BST capacitors close to the TPA3220 device, and to keep PCB routing traces at minimum length.


## 12 Layout

### 12.1 Layout Guidelines

- Use an unbroken ground plane to have good low impedance and inductance return path to the power supply for power and audio signals.
- Maintain a contiguous ground plane from the ground pins to the PCB area surrounding the device for as many of the ground pins as possible, since the ground pins are the best conductors of heat in the package.
- PCB layout, audio performance and EMI are linked closely together.
- Routing the audio input should be kept short and together with the accompanied audio source ground.
- The small bypass capacitors on the PVDD lines should be placed as close the PVDD pins as possible.
- A local ground area underneath the device is important to keep solid to minimize ground bounce.
- Orient the passive component so that the narrow end of the passive component is facing the TPA3220 device, unless the area between two pads of a passive component is large enough to allow copper to flow in between the two pads.
- Avoid placing other heat producing components or structures near the TPA3220 device.
- Avoid cutting off the flow of heat from the TPA3220 device to the surrounding ground areas with traces or via strings, especially on output side of device.

## 12.2 Layout Examples

### 12.2.1 BTL Application Printed Circuit Board Layout Example




- A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- B. **Note T1:** PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND\_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- C. **Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. **Note T3:** PowerPAD™ needs to be soldered to PCB GND copper pour.

图 53. BTL Application Printed Circuit Board - Composite

Layout Examples (接下页)

12.2.2 PBTL (Outputs Paralleled before LC filter) Application Printed Circuit Board Layout Example




- A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- B. **Note T1:** PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND\_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- C. **Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. **Note T3:** PowerPAD™ needs to be soldered to PCB GND copper pour.

图 54. PBTL (Outputs Paralleled before LC filter) Application Printed Circuit Board - Composite

Layout Examples (接下页)

12.2.3 PBTL (Outputs Paralleled after LC filter) Application Printed Circuit Board Layout Example



- A. Note: PCB layout example shows composite layout. Dark grey: Top layer copper traces, light gray: Bottom layer copper traces. All PCB area not used for traces should be GND copper pour (transparent on example image)
- B. **Note T1:** PVDD decoupling bulk capacitors should be as close as possible to the PVDD and GND\_X pins, the heat sink sets the distance. Wide traces should be routed on the top layer with direct connection to the pins and without going through vias. No vias or traces should be blocking the current path.
- C. **Note T2:** Close decoupling of PVDD with low impedance X7R ceramic capacitors is placed under the heat sink and close to the pins.
- D. **Note T3:** PowerPad™ needs to be soldered to PCB GND copper pour.

图 55. PBTL (Outputs Paralleled after LC filter) Application Printed Circuit Board - Composite

## 13 器件和文档支持

### 13.1 文档支持

- [TPA3220 评估模块用户指南](#)
- [TPA3221 和 TPA3220 安装指南和配置工具](#)
- [TPA32xx 放大器的多器件配置](#)
- [高效 AD \(HEAD\) 调制](#)

### 13.2 接收文档更新通知

要接收文档更新通知，请导航至 [TI.com.cn](http://TI.com.cn) 上的器件产品文件夹。单击右上角的 [通知我](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录

### 13.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 [《使用条款》](#)。

**TI E2E™ 在线社区** [TI 的工程师对工程师 \(E2E\) 社区](#)。此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](http://e2e.ti.com) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

**设计支持** [TI 参考设计支持](#) 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

### 13.4 商标

PowerPAD, E2E are trademarks of Texas Instruments.

Wi-Fi is a trademark of Wi-Fi Alliance.

All other trademarks are the property of their respective owners.

### 13.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 13.6 术语表

[SLYZ022](#) — *TI 术语表*。

这份术语表列出并解释术语、缩写和定义。

## 14 机械、封装和可订购信息


以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请查阅左侧的导航栏。



## PACKAGE OUTLINE

**DDW0044D**
**PowerPAD™ TSSOP - 1.2 mm max height**

PLASTIC SMALL OUTLINE


**NOTES:**

PowerPAD is a trademark of Texas Instruments.


- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- Reference JEDEC registration MO-153.
- Features may differ or may not be present.

EXAMPLE BOARD LAYOUT

DDW0044D

PowerPAD™ TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 ([www.ti.com/lit/slma002](http://www.ti.com/lit/slma002)) and SLMA004 ([www.ti.com/lit/slma004](http://www.ti.com/lit/slma004)).
- 9. Size of metal pad may vary due to creepage requirement.

**EXAMPLE STENCIL DESIGN**

**DDW0044D**

**PowerPAD™ TSSOP - 1.2 mm max height**

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 11. Board assembly site may have different recommendations for stencil design.

## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2018 德州仪器半导体技术（上海）有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPA3220DDW	ACTIVE	HTSSOP	DDW	44	35	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	3220	<a href="#">Samples</a>
TPA3220DDWR	ACTIVE	HTSSOP	DDW	44	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 85	3220	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPA3220DDWR	HTSSOP	DDW	44	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPA3220DDWR	HTSSOP	DDW	44	2000	350.0	350.0	43.0

## 重要声明和免责声明

TI 均以“原样”提供技术性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2019 德州仪器半导体技术（上海）有限公司