PW PACKAGE (TOP VIEW)

AGND

1Y0 3

1Y1 1Y2

GND

GNF

SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004

24

23

15

CLK

AV_{CC}

CC

2Y2

2Y3

V_{CC} 2G 14 13 FBIN

- Use CDCVF2509A as a Replacement for this Device
- **Designed to Meet PC SDRAM Registered DIMM Design Support Document Rev. 1.2**
- Spread Spectrum Clock Compatible
- **Operating Frequency 25 MHz to 125 MHz**
- Static tPhase Error Distribution at 66MHz to 100 MHz is ±150 ps
- **Drop-In Replacement for TI CDC2509A With Enhanced Performance**
- Jitter (cyc cyc) at 66 MHz to 100 MHz is

- Laribution for Lawi Applications Lawi Applications Lawi Applications Lawi Applications Lawi Applications Lawi Applications Separate Output Enable for Each Output Bank External Feedback (FBIN) Terminal Is used to Synchronize the Outputs to the Cluck Input In-Chip Series Damping Reservors to External RC Network required perates at 3.3 V

description

The CDC2509 ha high be formance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely augi, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically decoded for use with synchronous DRAMs. The CDC2509C operates at 3.3 V V_{CC} . It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. Each bank of outputs is enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDC2509C does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDC2509C requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required, following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV_{CC} to ground.

The CDC2509C is characterized for operation from 0°C to 85°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004

description (continued)

For application information refer to application reports High Speed Distribution Design Techniques for CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039).





SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004

	-
	PACKAGE
TA	SMALL OUTLINE (PW)
0°C to 85°C	CDC2509CPWR

Terminal Functions

			Terminal Functions
TE	RMINAL		
NAME	NO.	TYPE	DESCRIPTION
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDC F09C clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the slock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL sy chaosizes CLK and FBIN so that there is nominally zero phase error between CLK and FBI
1G	11	I	Output bank enable. 1G is the output enable of patputs $1Y(0:4)$. When 1G is low, outputs $1Y(0:4)$ are disabled to a logic-low state. When 1G is high, all outputs $1Y(0:4)$ are enabled and switch at the same frequency as CLK.
2G	14	I	Output bank enable. 201is be output enable for outputs 2Y(0:3). When 2G is low, outputs 2Y(0:3) are disabled to a logic lows at . When 20 is high, all outputs 2Y(0:3) are enabled and switch at the same frequency as CLK.
FBOUT	12	0	Feedback output a BOUT is indicated for external feedback. It switches at the same frequency as CLK. When extended wire (1, JBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated to the sciences damping resistor.
1Y (0:4)	3, 4, 5, 8, 9	0	Clock vertouts. Thus, outputs provide low-skew copies of CLK. Output bank $1Y(0:4)$ is enabled via the 1 C in ut. These patputs can be disabled to a logic-low state by deasserting the 1G control input. Each cutrut has a integrated 25- Ω series-damping resistor.
2Y (0:3)	21, 20, 17, 16		clock outputs. These outputs provide low-skew copies of CLK. Output bank 2Y(0:3) is enabled via the 2C in ω . These outputs can be disabled to a logic-low state by deasserting the 2G control input. Each or to it has an integrated 25- Ω series-damping resistor.
AVCC	23	Pewer	A alog power supply. AV _{CC} provides the power reference for the analog circuitry. In addition, AV _{CC} can be used to bypass the PLL for test purposes. When AV _{CC} is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	2, 10, 15, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground



SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, AV _{CC} (see Note 1)	
Input voltage range, V ₁ (see Note 2)	–0.5 V to 6.5 V
Voltage range applied to any output in the high or low state,	C-
V_{O} (see Notes 2 and 3)0	√to V _{CC} + 0.5 V
Input clamp current, I_{IK} (VI < 0)	
Output clamp current, I_{OK} (V _O < 0 or V _O > V _{CC})	
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	••••••••••••••••••••••••••••••••••••••
Continuous current through each V _{CC} or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	0.7 W
Storage temperature range, T _{stg}	. –65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent dam too to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicates under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. AV_{CC} must not exceed V_{CC}.

puput clamp-current ratings are observed. 2. The input and output negative-voltage ratings may be exceeded in

3. This value is limited to 4.6 V maximum.

 The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Consideraury* application note in the *ABT Advanced BiCMOS Technology Data* Book, literature number SCBD002.

recommended operating conditions (see

		MIN	MAX	UNIT
V _{CC} , AV _{CC}	Supply voltage	3	3.6	V
VIH	High-level input voltage	2		V
V _{IL}	Low-level input voltage		0.8	V
VI	Input voltage	0	VCC	V
ЮН	High-level output current		-12	mA
IOL	Low-level output current		12	mA
T _A	Operating free air tomperature	0	85	°C

be held high or low to prevent them from floating. NOTE 5: Unused inputs mus

recommended ranges of supply voltage and operating free-air timing requirements temperature

		MIN	MAX	UNIT
fclk	Clock frequency	25	125	MHz
	Input clock duty cycle	40%	60%	
	Stabilization time [†]		1	ms

[†] Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004

	PARAMETER	TEST CONDITIONS	V _{CC} , AV _{CC}	MIN	түр‡	MAX	UNIT	
VIK	Input clamp voltage	I _I = -18 mA	3 V			-1.2	V	
		I _{OH} = -100 μA	MIN to MAX	V _{CC} -0.2	•			
∨он	High-level output voltage	$I_{OH} = -12 \text{ mA}$	3 V	2.1	2		V	
		$I_{OH} = -6 \text{ mA}$	3 V	2.4	~			
		I _{OL} = 100 μA	MIN to MAX		21	0.2		
VOL	Low-level output voltage				0.8	V		
		I _{OL} = 6 mA	3			0.55		
		$V_{O} = 1 V$	3:135	32				
ЮН	High-level output current	High-level output current $V_0 = 1.65 V$			-36		mA	
		V _O = 3.135 V	8.465 \			-12		
		V _O = 1.95 V	243	34				
IOL	Low-level output current	V _O = 1.65 V	3.3 V		40		mA	
		V _O = 0.4 V	3.465 V			14		
Ιį	Input current	VI = V _{CC} or GND	3.6 V			±5	μΑ	
ICC§	Supply current	$V_I = V_{CC}$ or GND, Outputs: low or high	3.6 V			10	μΑ	
∆ICC	Change in supply current	One input at V ₂₀ – 0.6 V, Other inputs C ₂₀ or CND	3.3 V to 3.6 V			500	μΑ	
Ci	Input capacitance	VI = VOC CND	3.3 V		4		pF	
Co	Output capacitance		3.3 V		6		pF	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

[‡] For conditions shown as MIN or MAX, use $r_{\rm ex}$ pproduct value specified under recommended operating conditions. § For I_{CC} of AV_{CC}, and I_{CC} vs Frequence (see Finance 1 and 12).

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30$ proceed at 6 and Figures 1 and 2)[‡]

	PARAMETER	FROM	TO		AV _{CC} = 3.3 V 0.165 V	UNIT
		(INPUT)/CONDITION	(OUTPUT)	MIN	TYP MAX	
	Phase erryr time – static (normalized) (See Figures 3 – 2)	CLKIN [↑] = 66 MHz to100 MHz	FBIN↑	-150	150	ps
^t sk(o)	Output skew time§	Any Y or FBOUT	Any Y or FBOUT		200	ps
	Phase error time – jitter (see Note 7)		Any Y or FBOUT	-50	50	
	Jitter(cycle-cycle) (See Figures 9 and 10)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT		100	ps
	Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT	45%	55%	
t _r	Rise time (See Notes 8 and 9)	V _O = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5	1	V/ns
t _f	Fall time (See Notes 8 and 9)	V _O = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5	1	V/ns

[‡] These parameters are not production tested.

The t_{sk(0)} specification is only valid for equal loading of all outputs.

NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

- 7. Calculated per PC DRAM SPEC (tphase error, static jitter(cycle-to-cycle)).
- 8. This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500 Ω / 30 pf load for output swing of 04. V to 2 V.


9. 64 MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.

Intel is a trademark of Intel Corporation.


PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.



SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004



PARAMETER MEASUREMENT INFORMATION





SCAS620A – DECEMBER 1998 – REVISED DECEMBER 2004





Figure 4

NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm, Z_O = 50 Ω Phase error measured from CLK to Y B. CLF = Lumped feedback capacitance at FBIN



SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004




TYPICAL CHARACTERISTICS

C. CLY = Lumped capacitive load at Y

D. CLF = Lumped feedback capacitance at FBIN




SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004



TYPICAL CHARACTERISTICS

SCAS620A - DECEMBER 1998 - REVISED DECEMBER 2004



TYPICAL CHARACTERISTICS



24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
CDC2509CPW	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CK2509C	
CDC2509CPWG4	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CK2509C	
CDC2509CPWR	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CK2509C	
CDC2509CPWRG4	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		CK2509C	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





www.ti.com

24-Jan-2013

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC2509CPWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

29-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC2509CPWR	TSSOP	PW	24	2000	367.0	367.0	38.0

PW0024A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



PW0024A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0024A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated